ONSEMI MC74VHC1GT14DFT1

MC74VHC1GT14
Schmitt-Trigger Inverter /
CMOS Logic Level Shifter
with LSTTL–Compatible Inputs
The MC74VHC1GT14 is a single gate CMOS Schmitt–trigger
inverter fabricated with silicon gate CMOS technology. It achieves
high speed operation similar to equivalent Bipolar Schottky TTL
while maintaining CMOS low power dissipation.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output.
The device input is compatible with TTL–type input thresholds and
the output has a full 5V CMOS level output swing. The input
protection circuitry on this device allows overvoltage tolerance on the
input, allowing the device to be used as a logic–level translator from
3.0V CMOS logic to 5.0V CMOS Logic or from 1.8V CMOS logic to
3.0V CMOS Logic while operating at the high–voltage power supply.
The MC74VHC1GT14 input structure provides protection when
voltages up to 7V are applied, regardless of the supply voltage. This
allows the MC74VHC1GT14 to be used to interface 5V circuits to 3V
circuits. The output structures also provide protection when VCC = 0V.
These input and output structures help prevent device destruction
caused by supply voltage – input/output voltage mismatch, battery
backup, hot insertion, etc. The MC74VHC1GT14 can be used to
enhance noise immunity or to square up slowly changing waveforms.
• High Speed: tPD = 4.5ns (Typ) at VCC = 5V
• Low Power Dissipation: ICC = 2µA (Max) at TA = 25°C
• TTL–Compatible Inputs: VIL = 0.8V; VIH = 2.0V
• CMOS–Compatible Outputs: VOH > 0.8VCC; VOL < 0.1VCC @Load
• Power Down Protection Provided on Inputs and Outputs
• Balanced Propagation Delays
• Pin and Function Compatible with Other Standard Logic Families
• Latchup Performance Exceeds 300mA
NC 1
5
VCC
SC–88A / SOT–353
DF SUFFIX
CASE 419A
MARKING DIAGRAM
VCd
Pin 1
d = Date Code
PIN ASSIGNMENT
1
NC
2
IN A
3
GND
4
OUT Y
5
VCC
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
IN A 2
GND 3
http://onsemi.com
4
OUT Y
Figure 1. 5–Lead SOT–353 Pinout (Top View)
FUNCTION TABLE
LOGIC SYMBOL
IN A
 Semiconductor Components Industries, LLC, 1999
November, 1999 – Rev. 1
OUT Y
1
A Input
Y Output
L
H
H
L
Publication Order Number:
MC74VHC1GT14/D
MC74VHC1GT14
MAXIMUM RATINGS*
Symbol
Value
Unit
DC Supply Voltage
Characteristics
VCC
–0.5 to +7.0
V
DC Input Voltage
VIN
–0.5 to +7.0
V
VOUT
–0.5 to 7.0
–0.5 to VCC + 0.5
V
IIK
–20
mA
IOK
+20
mA
IOUT
+25
mA
DC Supply Current, VCC and GND
ICC
+50
mA
Power dissipation in still air, SC–88A †
PD
200
mW
Lead temperature, 1 mm from case for 10 s
TL
260
°C
DC Output Voltage
VCC = 0
High or Low State
Input Diode Current
Output Diode Current
(VOUT < GND; VOUT > VCC)
DC Output Current, per Pin
Storage temperature
Tstg
–65 to +150
°C
* Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those
indicated may adversely affect device reliability. Functional operation under absolute–maximum–rated conditions is not implied. Functional
operation should be restricted to the Recommended Operating Conditions.
†Derating — SC–88A Package: –5 mW/_C from 65_ to 125_C
RECOMMENDED OPERATING CONDITIONS
Characteristics
DC Supply Voltage
DC Input Voltage
DC Output Voltage
Operating Temperature Range
Symbol
Min
Max
Unit
VCC
4.5
5.5
V
VIN
0.0
5.5
V
VOUT
0.0
VCC
V
TA
–55
+85
°C
http://onsemi.com
2
MC74VHC1GT14
DC ELECTRICAL CHARACTERISTICS
VCC
Symbol
Parameter
Test Conditions
TA ≤ 85°C
TA = 25°C
(V)
Min
Typ
Max
Min
VT+
Positive Threshold
Voltage
3.0
4.5
5.5
1.20
1.58
1.79
1.40
1.74
1.94
1.60
2.00
2.10
VT–
Negative Threshold
Voltage
3.0
4.5
5.5
0.35
0.5
0.6
0.76
1.01
1.13
0.93
1.18
1.29
0.35
0.5
0.6
VH
Hysteresis Voltage
3.0
4.5
5.5
0.30
0.40
0.50
0.64
0.73
0.81
1.20
1.40
1.60
0.30
0.40
0.50
VOH
Minimum High–Level
Output Voltage
IOH = –50µA
VIN = VIH or VIL
IOH = –50µA
2.0
3.0
4.5
1.9
2.9
4.4
2.0
3.0
4.5
IOH = –4mA
IOH = –8mA
3.0
4.5
2.58
3.94
VIN = VIH or VIL
IOL = 50µA
2.0
3.0
4.5
IOL = 4mA
IOL = 8mA
Max
TA ≤ 125°C
Min
1.6
2.0
2.0
Max
Unit
1.6
2.0
2.0
V
0.35
0.5
0.6
1.20
1.40
1.60
0.30
0.40
0.50
1.9
2.9
4.4
1.9
2.9
4.4
2.48
3.80
2.34
3.66
V
1.20
1.40
1.60
V
V
V
VOL
Maximum Low–Level
Output Voltage
0.0
0.0
0.0
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
3.0
4.5
0.36
0.36
0.44
0.44
0.52
0.52
V
V
IIN
Maximum Input
Leakage Current
VIN = 5.5V or GND
0 to
5.5
±0.1
±1.0
±1.0
µA
ICC
Maximum Quiescent
Supply Current
VIN = VCC or GND
5.5
2.0
20
40
µA
ICCT
Quiescent Supply
Current
Input: VIN = 3.4V
5.5
1.35
1.50
1.65
mA
IOPD
Output Leakage
Current
VOUT = 5.5V
0.0
0.5
5.0
10
µA
ÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎ
ÎÎÎÎÎ
ÎÎÎÎÎ
ÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎ
ÎÎÎÎÎÎÎ
ÎÎÎÎÎ
ÎÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎ
ÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎ
ÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎ
AC ELECTRICAL CHARACTERISTICS (Cload = 50 pF, Input tr/tf = 3.0ns)
TA ≤ 85°C
TA = 25°C
Symbol
tPLH,
tPHL
CIN
Parameter
Maximum
Propogation Delay, A
to Y
Test Conditions
Min
TA ≤ 125°C
Typ
Max
Min
Max
Min
Max
Unit
ns
VCC = 3.3 ± 0.3V
CL = 15 pF
CL = 50 pF
7.0
8.4
12.8
16.3
1.0
1.0
15.0
18.5
1.0
1.0
17.0
20.5
VCC = 5.0 ± 0.5V
CL = 15 pF
CL = 50 pF
4.5
5.8
8.6
10.6
1.0
1.0
10.0
12.0
1.0
1.0
11.5
13.5
5
10
Maximum Input
Capacitance
10
10
pF
Typical @ 25°C, VCC = 5.0V
CPD
Power Dissipation Capacitance (Note 1.)
10
pF
1. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation: ICC(OPR) = CPD VCC fin + ICC. CPD is used to determine the no–load dynamic
power consumption; PD = CPD VCC2 fin + ICC VCC.
http://onsemi.com
3
MC74VHC1GT14
TEST POINT
3.0V
A
OUTPUT
50%
DEVICE
UNDER
TEST
GND
tPLH
tPHL
CL*
VOH
Y
50% VCC
VOL
*Includes all probe and jig capacitance
Figure 2. Switching Waveforms
Figure 3. Test Circuit
DEVICE ORDERING INFORMATION
Device Nomenclature
Device Order Number
Circuit
Indicator
Temp
Range
Identifier
Tech–
nology
Input
Type
Device
Function
Package
Suffix
Tape &
Reel
Suffix
Package
Type
Tape and Reel
Size
MC74VHC1GT14DFT1
MC
74
VHC1G
T
14
DF
T1
SC–88A/
SOT–353
7–Inch/3000 Unit
PACKAGE DIMENSIONS
SC–88A / SOT–353
DF SUFFIX
5–LEAD PACKAGE
CASE 419A–01
ISSUE B
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MM.
A
G
V
4
–B–
S
1
2
3
D 5 PL
0.2 (0.008)
M
B
INCHES
MIN
MAX
0.071
0.087
0.045
0.053
0.031
0.043
0.004
0.012
0.026 BSC
–––
0.004
0.004
0.010
0.004
0.012
0.008 REF
0.079
0.087
0.012
0.016
M
0.5 mm (min)
N
J
C
K
0.4 mm (min)
H
MILLIMETERS
MIN
MAX
1.80
2.20
1.15
1.35
0.80
1.10
0.10
0.30
0.65 BSC
–––
0.10
0.10
0.25
0.10
0.30
0.20 REF
2.00
2.20
0.30
0.40
ÉÉÉ
ÉÉÉ
ÉÉÉ
ÉÉÉ
ÉÉÉ
ÉÉÉ
ÉÉÉ
ÉÉÉ
http://onsemi.com
4
1.9 mm
ÉÉÉ
ÉÉÉ
ÉÉÉ
ÉÉÉ
ÉÉÉ
ÉÉÉ
0.65 mm 0.65 mm
5
DIM
A
B
C
D
G
H
J
K
N
S
V
MC74VHC1GT14
10 PITCHES
CUMULATIVE
TOLERANCE ON
TAPE
±0.2 mm
(±0.008”)
P0
K
P2
D
t
TOP
COVER
TAPE
E
A0
+
K0
SEE
NOTE 2
B1
SEE NOTE 2
F
+
B0
W
+
D1
FOR COMPONENTS
2.0 mm × 1.2 mm
AND LARGER
P
EMBOSSMENT
FOR MACHINE REFERENCE
ONLY
INCLUDING DRAFT AND RADII
CONCENTRIC AROUND B0
CENTER LINES
OF CAVITY
USER DIRECTION OF FEED
*TOP COVER
TAPE THICKNESS (t1)
0.10 mm
(0.004”) MAX.
R MIN.
TAPE AND COMPONENTS
SHALL PASS AROUND RADIUS “R”
WITHOUT DAMAGE
EMBOSSED
CARRIER
BENDING RADIUS
100 mm
(3.937”)
MAXIMUM COMPONENT ROTATION
10°
EMBOSSMENT
1 mm MAX
TYPICAL
COMPONENT CAVITY
CENTER LINE
TAPE
1 mm
(0.039”) MAX
TYPICAL
COMPONENT
CENTER LINE
250 mm
(9.843”)
CAMBER (TOP VIEW)
ALLOWABLE CAMBER TO BE 1 mm/100 mm NONACCUMULATIVE OVER 250 mm
Figure 4. Carrier Tape Specifications
EMBOSSED CARRIER DIMENSIONS (See Notes 1 and 2)
Tape
Size
B1
Max
8 mm
4.35 mm
(0.171”)
D
D1
E
F
K
P
P0
P2
R
T
W
1.5 +0.1/
–0.0 mm
(0.059
+0.004/
–0.0”)
1.0 mm
Min
(0.039”)
1.75
±0.1 mm
(0.069
±0.004”)
3.5
±0.5 mm
(1.38
±0.002”)
2.4 mm
(0.094”)
4.0
±0.10 mm
(0.157
±0.004”)
4.0
±0.1 mm
(0.156
±0.004”)
2.0
±0.1 mm
(0.079
±0.002”)
25 mm
(0.98”)
0.3
±0.05 mm
(0.01
+0.0038/
–0.0002”)
8.0
±0.3 mm
(0.315
±0.012”)
1. Metric Dimensions Govern–English are in parentheses for reference only.
2. A0, B0, and K0 are determined by component size. The clearance between the components and the cavity must be within 0.05 mm min to
0.50 mm max. The component cannot rotate more than 10° within the determined cavity
http://onsemi.com
5
MC74VHC1GT14
t MAX
13.0 mm ±0.2 mm
(0.512” ±0.008”)
1.5 mm MIN
(0.06”)
A
20.2 mm MIN
(0.795”)
50 mm MIN
(1.969”)
FULL RADIUS
G
Figure 5. Reel Dimensions
REEL DIMENSIONS
Tape
Size
8 mm
A Max
G
t Max
330 mm
(13”)
8.400 mm, +1.5 mm, –0.0
(0.33”, +0.059”, –0.00)
14.4 mm
(0.56”)
DIRECTION OF FEED
BARCODE LABEL
POCKET
Figure 6. Reel Winding Direction
http://onsemi.com
6
HOLE
MC74VHC1GT14
CAVITY
TAPE
TOP TAPE
TAPE TRAILER
(Connected to Reel Hub)
NO COMPONENTS
160 mm MIN
COMPONENTS
DIRECTION OF FEED
Figure 7. Tape Ends for Finished Goods
“T1” PIN ONE TOWARDS
SPROCKET HOLE
SC–88A/SOT–353 (5 Pin)
DEVICE
User Direction of Feed
Figure 8. Reel Configuration
http://onsemi.com
7
TAPE LEADER
NO COMPONENTS
400 mm MIN
MC74VHC1GT14
ON Semiconductor and
are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or
death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold
SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable
attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.
PUBLICATION ORDERING INFORMATION
USA/EUROPE Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: [email protected]
ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support
Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
Email: ONlit–[email protected]
JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549
Phone: 81–3–5487–8345
Email: [email protected]
Fax Response Line*: 303–675–2167
800–344–3810 Toll Free USA/Canada
ON Semiconductor Website: http://onsemi.com
*To receive a Fax of our publications
For additional information, please contact your local Sales Representative.
N. America Technical Support: 800–282–9855 Toll Free USA/Canada
http://onsemi.com
8
MC74VHC1GT14/D