ETC IDT74FCT534CTQ

IDT74FCT534AT/CT
FAST CMOS OCTAL D REGISTER (3-STATE)
INDUSTRIAL TEMPERATURE RANGE
FAST CMOS OCTAL D
REGISTER (3-STATE)
IDT74FCT534AT/CT
FEATURES:
DESCRIPTION:
−
−
−
The FCT534T is an 8-bit register built using an advanced dual metal
CMOS technology. These registers consist of eight D-type flip-flops with a
buffered common clock and buffered 3-state output control. When the output
enable (OE) input is low, the eight outputs are enabled. When the OE input
is high, the outputs are in the high-impedance state.
−
−
−
−
−
Low input and output leakage ≤1µ A (max.)
CMOS power levels
True TTL input and output compatibility
• VOH = 3.3V (typ.)
• VOL = 0.3V (typ.)
Meets or exceeds JEDEC standard 18 specifications
A and C speed grades
High drive outputs (-15mA IOH, 48mA IOL)
Power off disable outputs permit “live insertion”
Available in SOIC and QSOP packages
Input data meeting the set-up and hold time requirements of the D inputs
is transferred to the Q outputs on the low-to-high transition of the clock input.
FUNCTIONAL BLOCK DIAGRAM
D0
D1
D2
D3
D4
D5
D6
D7
CP
CP
D
CP
D
CP
D
CP
D
CP
D
CP
D
CP
D
CP
D
Q
Q
Q
Q
Q
Q
Q
Q
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
OE
COMMERCIAL TEMPERATURE RANGE
AUGUST 2000
1
c
2000
Integrated Device Technology, Inc.
DSC-5493/2
IDT74FCT534AT/CT
FAST CMOS OCTAL D REGISTER (3-STATE)
INDUSTRIAL TEMPERATURE RANGE
PIN CONFIGURATION
ABSOLUTE MAXIMUM RATINGS(1)
Symbol
VTERM(2)
Rating
Terminal Voltage with Respect to GND
Max.
–0.5 to +7
Unit
V
VTERM(3)
Terminal Voltage with Respect to GND
–0.5 to VCC+0.5
V
TSTG
Storage Temperature
–65 to +150
°C
IOUT
DC Output Current
–60 to +120
OE
1
20
VCC
Q0
2
19
Q7
D0
3
18
D7
D1
4
17
D6
Q1
5
Q6
Q2
6
SO20-2 16
SO20-8 15
D2
7
14
D5
D3
8
13
D4
Q3
9
12
Q4
Symbol
CIN
Parameter(1)
Input Capacitance
Conditions
VIN = 0V
Typ.
6
Max.
10
10
11
CP
COUT
Output Capacitance
VOUT = 0V
8
12
GND
mA
8T-link
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions above those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.
No
terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.
Q5
CAPACITANCE (TA = +25OC, f = 1.0MHz)
Unit
pF
pF
8T-link
NOTE:
1. This parameter is measured at characterization but not tested.
SOIC/ QSOP
TOP VIEW
PIN DESCRIPTION
Pin Names
DN
Description
D flip-flop data inputs
CP
QN
Clock Pulse for the register. Enters data on LOW-toHIGH transition.
3-state outputs (TRUE)
QN
3-state outputs (INVERTED)
OE
Active LOW 3-state Output Enable input
FUNCTION TABLE
(1)
Inputs
Function
HI-Z
LOAD
REGISTER
Internal
OE
CP
DN
QN
QN
H
H
L
L
H
H
L
H
↑
↑
↑
↑
X
X
L
H
L
H
Z
Z
H
L
Z
Z
NC
NC
L
H
L
H
NOTE:
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
Z = High Impedance
NC = No Change
↑ = LOW-to-HIGH transition
2
Outputs
IDT74FCT534AT/CT
FAST CMOS OCTAL D REGISTER (3-STATE)
INDUSTRIAL TEMPERATURE RANGE
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Industrial: TA = –40°C to +85°C, VCC = 5.0V ± 5%
Symbol
VIH
Parameter
Input HIGH Level
Test Conditions(1)
Guaranteed Logic HIGH Level
VIL
Input LOW Level
Guaranteed Logic LOW Level
IIH
Input HIGH Current(4)
VCC = Max.
IIL
Input LOW Current(4)
IOZH
High Impedance Output Current
IOZL
(3-State Output pins)(4)
II
Input HIGH Current(4)
VCC = Max., VI = VCC (Max.)
—
—
±1
µA
VIK
Clamp Diode Voltage
VCC = Min., IIN = –18mA
—
–0.7
–1.2
V
VH
Input Hysteresis
—
—
200
—
mV
ICC
Quiescent Power Supply Current
VCC = Max., VIN = GND or VCC
—
0.01
1
VI = 2.7V
VCC = Max.
Min.
2
Typ.(2)
—
Max.
—
Unit
V
—
—
0.8
V
—
—
±1
µA
VI = 0.5V
—
—
±1
VO = 2.7V
—
—
±1
VO = 0.5V
—
—
±1
mA
8T-link
OUTPUT DRIVE CHARACTERISTICS
Symbol
VOH
Parameter
Output HIGH Voltage
VOL
Output LOW Voltage
IOS
Short Circuit Current
Test Conditions(1)
IOH = –8mA
VCC = Min.
Min.
2.4
Typ.(2)
3.3
Max.
—
Unit
V
VIN = VIH or VIL
IOH = –15mA
2
3
—
VCC = Min.
VIN = VIH or VIL
VCC = Max., VO = GND(3)
IOL = 48mA
—
0.3
0.5
V
–60
–120
–225
mA
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25°C ambient.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. The test limit for this parameter is ±5µ A at TA = –55°C.
3
IDT74FCT534AT/CT
FAST CMOS OCTAL D REGISTER (3-STATE)
INDUSTRIAL TEMPERATURE RANGE
POWER SUPPLY CHARACTERISTICS
Symbol
∆ICC
ICCD
Parameter
Quiescent Power Supply Current
TTL Inputs HIGH
Dynamic Power Supply Current(4)
IC
Total Power Supply Current(6)
Test Conditions(1)
VCC = Max.
VIN = 3.4V(3)
VCC = Max.
Outputs Open
OE = GND
One Input Toggling
50% Duty Cycle
VCC = Max.
Outputs Open
fCP = 10MHz
50% Duty Cycle
OE = GND
fi = 5MHz
50% Duty Cycle
One Bit Toggling
VCC = Max.
Outputs Open
fCP = 10MHz
50% Duty Cycle
OE = GND
Eight Bits Toggling
fi = 2.5MHz
50% Duty Cycle
Min.
—
Typ.(2)
0.5
Max.
2
Unit
mA
VIN = VCC
VIN = GND
—
0.15
0.25
mA/
MHz
VIN = VCC
VIN = GND
—
1.5
3.5
mA
VIN = 3.4
VIN = GND
—
2
5.5
VIN = VCC
VIN = GND
—
3.8
7.3(5)
VIN = 3.4
VIN = GND
—
6
16.3(5)
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 5.0V, +25°C ambient.
3. Per TTL driven input (VIN = 3.4V). All other inputs at VCC or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
IC = ICC + ∆ICC DHNT + ICCD (fCP/2 + fiNi)
ICC = Quiescent Current
∆ICC = Power Supply Current for a TTL High Input (VIN = 3.4V)
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
fi = Input Frequency
Ni = Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.
4
IDT74FCT534AT/CT
FAST CMOS OCTAL D REGISTER (3-STATE)
INDUSTRIAL TEMPERATURE RANGE
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
FCT534AT
Symbol
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
tSU
tH
tW
Parameter
Propagation Delay
CP to QN
Output Enable Time
Condition(1)
Min.(2)
CL = 50pF
RL = 500Ω
Output Disable Time
Set-up Time HIGH
or LOW, DN to CP
Hold Time HIGH
or LOW, DN to CP
CP Pulse Width
HIGH or LOW(3)
(1)
FCT534CT
Max.
Min.(2)
Max.
Unit
2
6.5
2
5.2
ns
1.5
6.5
1.5
5.5
ns
1.5
5.5
1.5
5
ns
2
—
2
—
ns
1.5
—
1.5
—
ns
5
—
5
—
ns
NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.
5
IDT74FCT534AT/CT
FAST CMOS OCTAL D REGISTER (3-STATE)
INDUSTRIAL TEMPERATURE RANGE
TEST CIRCUITS AND WAVEFORMS
SWITCH POSITION
TEST CIRCUITS FOR ALL OUTPUTS
V CC
Test
7.0V
Switch
Open Drain
500 Ω
Disable Low
V OUT
V IN
Pulse
Generator
D.U.T.
All Other Tests
50pF
R
Closed
Enable Low
T
C
Open
8-link
500 Ω
DEFINITIONS:
CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse
Generator.
L
O ctal lin k
PULSE WIDTH
SET-UP, HOLD, AND RELEASE TIMES
3V
1.5V
0V
3V
1.5V
0V
DATA
INPUT
tH
t SU
TIM ING
INPUT
ASYNCHRONOUS C ONTROL
PRES ET
CLEAR
ETC.
SYNCHRO NOUS CONTRO L
PRES ET
CLEAR
CLOCK ENABLE
ETC.
t REM
t SU
LO W -HIGH-LOW
PULSE
1.5V
tW
3V
1.5V
0V
HIGH-LOW -HIGH
PULSE
1.5V
3V
1.5V
0V
tH
O ctal lin k
O ctal lin k
PROPAGATION DELAY
ENABLE AND DISABLE TIMES
ENAB LE
SAM E PHASE
INPUT TRANSITION
t PLH
t PH L
OUTPUT
t PLH
OPPOSITE P HASE
INPUT TRANSITION
t PH L
3V
1.5V
0V
DISA BLE
3V
CO NTROL
INPUT
1.5V
t PZL
V OH
1.5V
V OL
OUTPUT
NO RM A LLY
LO W
3V
1.5V
0V
SW ITCH
CLOSE D
O ctal lin k
SW ITCH
OPEN
3.5V
3.5V
1.5V
0.3V
t PZH
OUTPUT
NO RM A LLY
HIGH
0V
t PLZ
V OL
t PHZ
0.3V
V OH
1.5V
0V
0V
O ctal lin k
NOTES:
1. Diagram shown for input Control Enable-LOW and input Control DisableHIGH
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns
6
IDT74FCT534AT/CT
FAST CMOS OCTAL D REGISTER (3-STATE)
INDUSTRIAL TEMPERATURE RANGE
ORDERING INFORMATION
ID T
XX
FC T
XXXX
Tem p. R ange
D evice Type
X
Package
SO
Q
Sm all Outline IC (SO 20-2)
Quarter-size Sm all Outline Package (SO20-8)
534AT
534C T
Octal D R egister
74
- 40°C to +8 5°C
CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054
for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*
*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
7