24AA512/24LC512/24FC512
512K I2C™ CMOS Serial EEPROM
Description:
VCC
Range
Max. Clock
Frequency
24AA512
1.7-5.5V
400 kHz(1)
I
24LC512
2.5-5.5V
400 kHz
I, E
24FC512
1.7-5.5V
1 MHz(2)
I
Note 1:
2:
Temp.
Ranges
100 kHz for VCC < 2.5V
400 kHz for VCC < 2.5V
Features:
• Single Supply with Operation Down to 1.7V for
24AA512 and 24FC512 Devices, 2.5V for
24LC512 Devices
• Low-Power CMOS Technology:
- Active current 400 uA, typical
- Standby current 100 nA, typical
• 2-Wire Serial Interface, I2C™ Compatible
• Cascadable for up to Eight Devices
• Schmitt Trigger Inputs for Noise Suppression
• Output Slope Control to Eliminate Ground Bounce
• 100 kHz and 400 kHz Clock Compatibility
• Page Write Time 5 ms max.
• Self-Timed Erase/Write Cycle
• 128-Byte Page Write Buffer
• Hardware Write-Protect
• ESD Protection >4000V
• More than 1 Million Erase/Write Cycles
• Data Retention > 200 years
• Packages Include 8-lead PDIP, SOIJ and DFN
• Pb-Free and RoHS Compliant
• Temperature Ranges:
- Industrial (I): -40°C to +85°C
- Automotive (E):-40°C to +125°C
The Microchip Technology Inc. 24AA512/24LC512/
24FC512 (24XX512*) is a 64K x 8 (512 Kbit) Serial
Electrically Erasable PROM, capable of operation
across a broad voltage range (1.7V to 5.5V). It has
been developed for advanced, low-power applications
such as personal communications and data acquisition. This device also has a page write capability of up
to 128 bytes of data. This device is capable of both
random and sequential reads up to the 512K boundary.
Functional address lines allow up to eight devices on
the same bus, for up to 4 Mbit address space. This
device is available in the standard 8-pin plastic DIP,
SOIJ and DFN packages.
Block Diagram
A0 A1 A2 WP
I/O
Control
Logic
HV Generator
Memory
Control
Logic
EEPROM
Array
XDEC
Page Latches
SCL
I/O
YDEC
SDA
VCC
Sense Amp.
R/W Control
VSS
Package Type
SOIJ
PDIP
A0
1
A1
2
A2
3
VSS
4
8
VCC
A0
1
7
WP
A1
2
6
SCL
A2
3
5
SDA VSS
4
24XX512
Part
Number
24XX512
Device Selection Table
8
VCC
7
WP
6
SCL
5
SDA
DFN
1
A1
2
A2
3
VSS
4
8 VCC
24XX512
A0
7 WP
6 SCL
5 SDA
* 24XX512 is used in this document as a generic part
number for the 24AA512/24LC512/24FC512 devices.
© 2008 Microchip Technology Inc.
DS21754J-page 1
24AA512/24LC512/24FC512
1.0
ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings (†)
VCC .............................................................................................................................................................................6.5V
All inputs and outputs w.r.t. VSS ......................................................................................................... -0.6V to VCC +1.0V
Storage temperature ...............................................................................................................................-65°C to +150°C
Ambient temperature with power applied ................................................................................................-40°C to +125°C
ESD protection on all pins ......................................................................................................................................................≥ 4 kV
† NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.
TABLE 1-1:
DC CHARACTERISTICS
DC CHARACTERISTICS
Param.
No.
D1
Sym.
Characteristic
Electrical Characteristics:
Industrial (I):
VCC = +1.7V to 5.5V
Automotive (E): VCC = +2.5V to 5.5V
Min.
Max.
Units
—
—
—
—
A0, A1, A2, SCL, SDA
and WP pins:
—
TA = -40°C to +85°C
TA = -40°C to +125°C
Conditions
D2
VIH
High-level input voltage
0.7 VCC
—
V
—
D3
VIL
Low-level input voltage
—
0.3 VCC
0.2 VCC
V
V
VCC ≥ 2.5V
VCC < 2.5V
D4
VHYS
Hysteresis of Schmitt
Trigger inputs
(SDA, SCL pins)
0.05 VCC
—
V
VCC ≥ 2.5V (Note)
D5
VOL
Low-level output voltage
—
0.40
V
IOL = 3.0 ma @ VCC = 4.5V
IOL = 2.1 ma @ VCC = 2.5V
D6
ILI
Input leakage current
—
±1
μA
VIN = VSS or VCC, WP = VSS
VIN = VSS or VCC, WP = VCC
D7
ILO
Output leakage current
—
±1
μA
VOUT = VSS or VCC
D8
CIN,
COUT
Pin capacitance
(all inputs/outputs)
—
10
pF
VCC = 5.0V (Note)
TA = 25°C, FCLK = 1 MHz
D9
ICC Read Operating current
—
400
μA
VCC = 5.5V, SCL = 400 kHz
ICC Write
—
5
mA
VCC = 5.5V
—
1
μA
TA = -40°C to +85°C
SCL = SDA = VCC = 5.5V
A0, A1, A2, WP = VSS
—
5
μA
TA = -40°C to +125°C
SCL = SDA = VCC = 5.5V
A0, A1, A2, WP = VSS
D10
Note:
ICCS
Standby current
This parameter is periodically sampled and not 100% tested.
DS21754J-page 2
© 2008 Microchip Technology Inc.
24AA512/24LC512/24FC512
TABLE 1-2:
AC CHARACTERISTICS
Electrical Characteristics:
Industrial (I):
VCC = +1.7V to 5.5V
Automotive (E):
VCC = +2.5V to 5.5V
AC CHARACTERISTICS
Param.
No.
Sym.
Characteristic
Min.
Max.
Units
TA = -40°C to +85°C
TA = -40°C to +125°C
Conditions
1
FCLK
Clock frequency
—
—
—
—
100
400
400
1000
kHz
1.7V ≤ VCC < 2.5V
2.5V ≤ VCC ≤ 5.5V
1.7V ≤ VCC < 2.5V 24FC512
2.5V ≤ VCC ≤ 5.5V 24FC512
2
THIGH
Clock high time
4000
600
600
500
—
—
—
—
ns
1.7V ≤ VCC < 2.5V
2.5V ≤ VCC ≤ 5.5V
1.7V ≤ VCC < 2.5V 24FC512
2.5V ≤ VCC ≤ 5.5V 24FC512
3
TLOW
Clock low time
4700
1300
1300
500
—
—
—
—
ns
1.7V ≤ VCC < 2.5V
2.5V ≤ VCC ≤ 5.5V
1.7V ≤ VCC < 2.5V 24FC512
2.5V ≤ VCC ≤ 5.5V 24FC512
4
TR
SDA and SCL rise time (Note 1)
—
—
—
1000
300
300
ns
1.7V ≤ VCC< 2.5V
2.5V ≤ VCC ≤ 5.5V
1.7V ≤ VCC ≤ 5.5V 24FC512
5
TF
SDA and SCL fall time (Note 1)
—
—
300
100
ns
All except, 24FC512
1.7V ≤ VCC ≤ 5.5V 24FC512
6
THD:STA Start condition hold time
4000
600
600
250
—
—
—
—
ns
1.7V ≤ VCC < 2.5V
2.5V ≤ VCC ≤ 5.5V
1.7V ≤ VCC < 2.5V 24FC512
2.5V ≤ VCC ≤ 5.5V 24FC512
7
TSU:STA
4700
600
600
250
—
—
—
—
ns
1.7V ≤ VCC < 2.5V
2.5V ≤ VCC ≤ 5.5V
1.7V ≤ VCC < 2.5V 24FC512
2.5V ≤ VCC ≤ 5.5V 24FC512
8
THD:DAT Data input hold time
0
—
ns
(Note 2)
9
TSU:DAT
250
100
100
—
—
—
ns
1.7V ≤ VCC < 2.5V
2.5V ≤ VCC ≤ 5.5V
1.7V ≤ VCC ≤ 5.5V 24FC512
10
TSU:STO Stop condition setup time
4000
600
600
250
—
—
—
—
ns
1.7V ≤ VCC < 2.5V
2.5V ≤ VCC ≤ 5.5V
1.7V ≤ VCC < 2.5V 24FC512
2.5V ≤ VCC ≤ 5.5V 24FC512
11
TSU:WP
WP setup time
4000
600
600
—
—
—
ns
1.7V ≤ VCC < 2.5V
2.5V ≤ VCC ≤ 5.5V
1.7V ≤ VCC ≤ 5.5V 24FC512
12
THD:WP
WP hold time
4700
1300
1300
—
—
—
ns
1.7V ≤ VCC < 2.5V
2.5V ≤ VCC ≤ 5.5V
1.7V ≤ VCC ≤ 5.5V 24FC512
13
TAA
Output valid from clock (Note 2)
—
—
—
—
3500
900
900
400
ns
1.7V ≤ VCC < 2.5V
2.5V ≤ VCC ≤ 5.5V
1.7V ≤ VCC < 2.5V 24FC512
2.5V ≤ VCC ≤ 5.5V 24FC512
14
TBUF
Bus free time: Time the bus
must be free before a new transmission can start
4700
1300
1300
500
—
—
—
—
ns
1.7V ≤ VCC < 2.5V
2.5V ≤ VCC ≤ 5.5V
1.7V ≤ VCC < 2.5V 24FC512
2.5V ≤ VCC ≤ 5.5V 24FC512
Note 1:
2:
3:
4:
Start condition setup time
Data input setup time
Not 100% tested. CB = total capacitance of one bus line in pF.
As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum
300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike
suppression. This eliminates the need for a TI specification for standard operation.
This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please
consult the Total Endurance™ Model which can be obtained from Microchip’s web site at www.microchip.com.
© 2008 Microchip Technology Inc.
DS21754J-page 3
24AA512/24LC512/24FC512
AC CHARACTERISTICS (Continued)
Param.
No.
Sym.
Characteristic
16
TSP
Input filter spike suppression
(SDA and SCL pins)
17
TWC
Write cycle time (byte or page)
18
—
Endurance
Note 1:
2:
3:
4:
Electrical Characteristics:
Industrial (I):
VCC = +1.7V to 5.5V
Automotive (E):
VCC = +2.5V to 5.5V
TA = -40°C to +85°C
TA = -40°C to +125°C
Min.
Max.
Units
—
50
ns
All except, 24FC512 (Notes 1 and 3)
—
—
5
ms
1,000,000
—
cycles
Conditions
25°C (Note 4)
Not 100% tested. CB = total capacitance of one bus line in pF.
As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum
300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike
suppression. This eliminates the need for a TI specification for standard operation.
This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please
consult the Total Endurance™ Model which can be obtained from Microchip’s web site at www.microchip.com.
DS21754J-page 4
© 2008 Microchip Technology Inc.
24AA512/24LC512/24FC512
FIGURE 1-1:
BUS TIMING DATA
5
SCL
SDA
IN
7
3
4
D4
2
8
10
9
6
16
14
13
SDA
OUT
WP
© 2008 Microchip Technology Inc.
(protected)
(unprotected)
11
12
DS21754J-page 5
24AA512/24LC512/24FC512
2.0
PIN DESCRIPTIONS
The descriptions of the pins are listed in Table 2-1.
TABLE 2-1:
2.1
PIN FUNCTION TABLE
Name
PDIP
SOIJ
DFN
A0
1
1
1
A1
2
2
2
User Configured Chip Select
(NC)
—
—
—
Not Connected
A2
3
3
3
User Configured Chip Select
VSS
4
4
4
Ground
SDA
5
5
5
Serial Data
SCL
6
6
6
Serial Clock
(NC)
—
—
—
Not Connected
WP
7
7
7
Write-Protect Input
VCC
8
8
8
+1.7V to 5.5V (24AA512)
+2.5V to 5.5V (24LC512)
+1.7V to 5.5V (24FC512)
A0, A1 and A2 Chip Address
Inputs
The A0, A1 and A2 inputs are used by the 24XX512 for
multiple device operations. The logic levels on these
inputs are compared with the corresponding bits in the
slave address. The chip is selected if the compare is
true.
Up to eight devices may be connected to the same bus
by using different Chip Select bit combinations. These
inputs must be connected to either VCC or VSS.
In most applications, the chip address inputs A0, A1
and A2 are hard-wired to logic ‘0’ or logic ‘1’. For
applications in which these pins are controlled by a
microcontroller or other programmable logic device,
the chip address pins must be driven to logic ‘0’ or logic
‘1’ before normal device operation can proceed.
2.2
Function
User Configured Chip Select
Serial Data (SDA)
This is a bidirectional pin used to transfer addresses
and data into and data out of the device. It is an opendrain terminal, therefore, the SDA bus requires a pullup resistor to VCC (typical 10 kΩ for 100 kHz, 2 kΩ for
400 kHz and 1 MHz).
2.3
Serial Clock (SCL)
This input is used to synchronize the data transfer from
and to the device.
2.4
Write-Protect (WP)
This pin must be connected to either VSS or VCC. If tied
to VSS, write operations are enabled. If tied to VCC,
write operations are inhibited but read operations are
not affected.
3.0
FUNCTIONAL DESCRIPTION
The 24XX512 supports a bidirectional 2-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as a transmitter and a device
receiving data as a receiver. The bus must be
controlled by a master device which generates the
Serial Clock (SCL), controls the bus access and
generates the Start and Stop conditions, while the
24XX512 works as a slave. Both master and slave
can operate as a transmitter or receiver, but the
master device determines which mode is activated.
For normal data transfer, SDA is allowed to change
only during SCL low. Changes during SCL high are
reserved for indicating the Start and Stop conditions.
DS21754J-page 6
© 2008 Microchip Technology Inc.
24AA512/24LC512/24FC512
4.0
BUS CHARACTERISTICS
The following bus protocol has been defined:
• Data transfer may be initiated only when the bus
is not busy.
• During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line, while the clock line is high, will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
defined (Figure 4-1).
4.1
Bus Not Busy (A)
Both data and clock lines remain high.
4.2
Start Data Transfer (B)
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
4.3
4.5
Acknowledge
Each receiving device, when addressed, is obliged to
generate an Acknowledge signal after the reception of
each byte. The master device must generate an extra
clock pulse which is associated with this Acknowledge
bit. See Figure 4-2 for acknowledge timing.
Note:
The 24XX512 does not generate any
Acknowledge bits if an internal programming
cycle is in progress.
A device that acknowledges must pull down the SDA
line during the Acknowledge clock pulse in such a way
that the SDA line is stable low during the high period of
the acknowledge related clock pulse. Of course, setup
and hold times must be taken into account. During
reads, a master must signal an end of data to the slave
by NOT generating an Acknowledge bit on the last byte
that has been clocked out of the slave. In this case, the
slave (24XX512) will leave the data line high to enable
the master to generate the Stop condition.
Stop Data Transfer (C)
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must end with a Stop condition.
4.4
Data Valid (D)
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one bit of data per
clock pulse.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of the
data bytes transferred between the Start and Stop
conditions is determined by the master device.
© 2008 Microchip Technology Inc.
DS21754J-page 7
24AA512/24LC512/24FC512
FIGURE 4-1:
(A)
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
(B)
(D)
Start
Condition
Address or
Acknowledge
Valid
(D)
(C)
(A)
SCL
SDA
FIGURE 4-2:
Data
Allowed
to Change
Stop
Condition
ACKNOWLEDGE TIMING
Acknowledge
Bit
1
SCL
SDA
2
3
4
5
6
7
Data from transmitter
Transmitter must release the SDA line at this point
allowing the Receiver to pull the SDA line low to
acknowledge the previous eight bits of data.
DS21754J-page 8
8
9
1
2
3
Data from transmitter
Receiver must release the SDA line
at this point so the Transmitter can
continue sending data.
© 2008 Microchip Technology Inc.
24AA512/24LC512/24FC512
5.0
DEVICE ADDRESSING
FIGURE 5-1:
A control byte is the first byte received following the
Start condition from the master device (Figure 5-1).
The control byte consists of a 4-bit control code; for the
24XX512 this is set as ‘1010’ binary for read and write
operations. The next three bits of the control byte are
the Chip Select bits (A2, A1 and A0). The Chip Select
bits allow the use of up to eight 24XX512 devices on
the same bus and are used to select which device is
accessed. The Chip Select bits in the control byte must
correspond to the logic levels on the corresponding A2,
A1 and A0 pins for the device to respond. These bits
are in effect the three Most Significant bits of the word
address.
The last bit of the control byte defines the operation to
be performed. When set to a one a read operation is
selected and when set to a zero a write operation is
selected. The next two bytes received define the
address of the first data byte (Figure 5-2). Because all
A15…A0 are used, there are no upper address bits that
are “don’t care”. The upper address bits are transferred
first, followed by the Less Significant bits.
Following the Start condition, the 24XX512 monitors
the SDA bus checking the device type identifier being
transmitted. Upon receiving a ‘1010’ code and appropriate device select bits, the slave device outputs an
Acknowledge signal on the SDA line. Depending on the
state of the R/W bit, the 24XX512 will select a read or
write operation.
FIGURE 5-2:
0
1
Control
Code
Read/Write Bit
Chip Select
Bits
Control Code
S
1
1
0
A2
0
A1
A0 R/W ACK
Slave Address
Start Bit
5.1
Acknowledge Bit
Contiguous Addressing Across
Multiple Devices
The Chip Select bits A2, A1 and A0 can be used to
expand the contiguous address space for up to 4 Mbit
by adding up to eight 24XX512 devices on the same
bus. In this case, software can use A0 of the control
byte as address bit A16; A1 as address bit A17; and A2
as address bit A18. It is not possible to sequentially
read across device boundaries.
ADDRESS SEQUENCE BIT ASSIGNMENTS
Control Byte
1
CONTROL BYTE FORMAT
0
A
2
A
1
Address High Byte
A
0 R/W
A A A A A A
15 14 13 12 11 10
A
9
Address Low Byte
A
8
A
7
•
•
•
•
•
•
A
0
Chip
Select
Bits
© 2008 Microchip Technology Inc.
DS21754J-page 9
24AA512/24LC512/24FC512
6.0
WRITE OPERATIONS
6.1
Byte Write
Following the Start condition from the master, the
control code (four bits), the Chip Select (three bits) and
the R/W bit (which is a logic low) are clocked onto the
bus by the master transmitter. This indicates to the
addressed slave receiver that the address high byte will
follow after it has generated an Acknowledge bit during
the ninth clock cycle. Therefore, the next byte
transmitted by the master is the high-order byte of the
word address and will be written into the Address
Pointer of the 24XX512. The next byte is the Least
Significant Address Byte. After receiving another
Acknowledge signal from the 24XX512, the master
device will transmit the data word to be written into the
addressed memory location. The 24XX512 acknowledges again and the master generates a Stop
condition. This initiates the internal write cycle and
during this time, the 24XX512 will not generate
Acknowledge signals (Figure 6-1). If an attempt is
made to write to the array with the WP pin held high, the
device will acknowledge the command, but no write
cycle will occur, no data will be written and the device
will immediately accept a new command. After a byte
Write command, the internal address counter will point
to the address location following the one that was just
written.
6.2
6.3
Write Protection
The WP pin allows the user to write-protect the entire
array (0000-FFFF) when the pin is tied to VCC. If tied to
VSS the write protection is disabled. The WP pin is
sampled at the Stop bit for every Write command
(Figure 1-1). Toggling the WP pin after the Stop bit will
have no effect on the execution of the write cycle.
Note:
Page write operations are limited to writing
bytes within a single physical page,
regardless of the number of bytes
actually being written. Physical page
boundaries start at addresses that are
integer multiples of the page buffer size (or
‘page size’) and end at addresses that are
integer multiples of [page size – 1]. If a
Page Write command attempts to write
across a physical page boundary, the
result is that the data wraps around to the
beginning of the current page (overwriting
data previously stored there), instead of
being written to the next page as might be
expected. It is therefore necessary for the
application software to prevent page write
operations that would attempt to cross a
page boundary.
Page Write
The write control byte, word address and the first data
byte are transmitted to the 24XX512 in the same way
as in a byte write. But instead of generating a Stop
condition, the master transmits up to 127 additional
bytes, which are temporarily stored in the on-chip page
buffer and will be written into memory after the master
has transmitted a Stop condition. After receipt of each
word, the seven lower Address Pointer bits are internally incremented by one. If the master should transmit
more than 128 bytes prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte
write operation, once the Stop condition is received, an
internal write cycle will begin (Figure 6-2). If an attempt
is made to write to the array with the WP pin held high,
the device will acknowledge the command, but no write
cycle will occur, no data will be written and the device
will immediately accept a new command.
DS21754J-page 10
© 2008 Microchip Technology Inc.
24AA512/24LC512/24FC512
FIGURE 6-1:
BYTE WRITE
S
T
A
R
T
Bus Activity
Master
Control
Byte
Address
Low Byte
S
T
O
P
Data
AA
S1 01 0A
2 10 0
SDA Line
P
A
C
K
Bus Activity
FIGURE 6-2:
Address
High Byte
A
C
K
A
C
K
A
C
K
PAGE WRITE
Bus Activity
Master
S
T
A
R
T
SDA Line
AAA
S101 02 1 00
Control
Byte
Bus Activity
© 2008 Microchip Technology Inc.
Address
High Byte
Address
Low Byte
Data Byte 0
S
T
O
P
Data Byte 127
P
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
DS21754J-page 11
24AA512/24LC512/24FC512
7.0
ACKNOWLEDGE POLLING
Since the device will not acknowledge during a write
cycle, this can be used to determine when the cycle is
complete (this feature can be used to maximize bus
throughput). Once the Stop condition for a Write
command has been issued from the master, the device
initiates the internally timed write cycle. ACK polling
can be initiated immediately. This involves the master
sending a Start condition, followed by the control byte
for a Write command (R/W = 0). If the device is still
busy with the write cycle, then no ACK will be returned.
If no ACK is returned, then the Start bit and control byte
must be re-sent. If the cycle is complete, then the
device will return the ACK and the master can then
proceed with the next Read or Write command. See
Figure 7-1 for flow diagram.
FIGURE 7-1:
ACKNOWLEDGE POLLING
FLOW
Send
Write Command
Send Stop
Condition to
Initiate Write Cycle
Send Start
Send Control Byte
with R/W = 0
Did Device
Acknowledge
(ACK = 0)?
No
Yes
Next
Operation
DS21754J-page 12
© 2008 Microchip Technology Inc.
24AA512/24LC512/24FC512
8.0
READ OPERATION
8.3
Read operations are initiated in the same way as write
operations with the exception that the R/W bit of the
control byte is set to ‘1’. There are three basic types of
read operations: current address read, random read
and sequential read.
8.1
Current Address Read
The 24XX512 contains an address counter that maintains the address of the last word accessed, internally
incremented by ‘1’. Therefore, if the previous read
access was to address ‘n’ (n is any legal address), the
next current address read operation would access data
from address n + 1.
Upon receipt of the control byte with R/W bit set to ‘1’,
the 24XX512 issues an acknowledge and transmits the
8-bit data word. The master will not acknowledge the
transfer but does generate a Stop condition and the
24XX512 discontinues transmission (Figure 8-1).
FIGURE 8-1:
Sequential reads are initiated in the same way as a
random read except that after the 24XX512 transmits
the first data byte, the master issues an acknowledge
as opposed to the Stop condition used in a random
read. This acknowledge directs the 24XX512 to
transmit the next sequentially addressed 8-bit word
(Figure 8-3). Following the final byte transmitted to the
master, the master will NOT generate an acknowledge,
but will generate a Stop condition. To provide
sequential reads, the 24XX512 contains an internal
Address Pointer which is incremented by one at the
completion of each operation. This Address Pointer
allows the entire memory contents to be serially read
during one operation. The internal Address Pointer will
automatically roll over from address FFFF to address
0000 if the master acknowledges the byte received
from the array address FFFF.
CURRENT ADDRESS
READ
Bus Activity
Master
S
T
A
R
T
SDA Line
S 1 0 1 0 A AA 1
2 1 0
Control
Byte
Bus Activity
8.2
Sequential Read
S
T
O
P
Data
Byte
P
A
C
K
N
O
A
C
K
Random Read
Random read operations allow the master to access
any memory location in a random manner. To perform
this type of read operation, first the word address must
be set. This is done by sending the word address to the
24XX512 as part of a write operation (R/W bit set to
‘0’). After the word address is sent, the master
generates a Start condition following the acknowledge.
This terminates the write operation, but not before the
internal Address Pointer is set. Then, the master issues
the control byte again but with the R/W bit set to a one.
The 24XX512 will then issue an acknowledge and
transmit the 8-bit data word. The master will not
acknowledge the transfer but does generate a Stop
condition which causes the 24XX512 to discontinue
transmission (Figure 8-2). After a random Read
command, the internal address counter will point to the
address location following the one that was just read.
© 2008 Microchip Technology Inc.
DS21754J-page 13
24AA512/24LC512/24FC512
FIGURE 8-2:
Bus Activity
Master
SDA Line
RANDOM READ
S
T
A
R
T
Control
Byte
Address
High Byte
S
T
A
R
T
Address
Low Byte
S1 01 0 AAA0
2 1 0
S
T
O
P
Data
Byte
S 1 0 1 0 A A A1
2 1 0
A
C
K
Bus Activity
Control
Byte
A
C
K
A
C
K
Data (n + 1)
Data (n + 2)
P
N
O
A
C
K
A
C
K
x = “don’t care” bit
FIGURE 8-3:
Bus Activity
Master
SEQUENTIAL READ
Control
Byte
Data (n)
S
T
O
P
Data (n + x)
P
SDA Line
Bus Activity
DS21754J-page 14
A
C
K
A
C
K
A
C
K
A
C
K
N
O
A
C
K
© 2008 Microchip Technology Inc.
24AA512/24LC512/24FC512
9.0
PACKAGING INFORMATION
9.1
Package Marking Information
8-Lead PDIP (300 mil)
24AA512
I/P e3 017
0510
XXXXXXXX
T/XXXNNN
YYWW
8-Lead SOIJ (5.28 mm)
XXXXXXXX
T/XXXXXX
YYWWNNN
8-Lead DFN-S
XXXXXXX
T/XXXXX
YYWW
NNN
Legend: XX...X
Y
YY
WW
NNN
e3
*
T
Blank
I
E
Note:
Example:
Example:
24LC512
I/SM e3
0510017
Example:
24LC512
I/MF e3
0510
017
Customer-specific information*
Year code (last digit of calendar year)
Year code (last 2 digits of calendar year)
Week code (week of January 1 is week ‘01’)
Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator ( e3 )
can be found on the outer packaging for this package.
Temperature
Commercial
Industrial
Extended
In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
*Standard device marking consists of Microchip part number, year code, week code, and traceability code. For
device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office.
© 2008 Microchip Technology Inc.
DS21754J-page 15
24AA512/24LC512/24FC512
3
&'
!&"&4#*!(!!&
4%&
&#&
&&255***'
'54
N
NOTE 1
E1
1
3
2
D
E
A2
A
L
A1
c
e
eB
b1
b
6&!
'!
9'&!
7"')
%!
7,8.
7
7
7:
;
<
&
&
&
=
=
##44!!
-
1!&
&
=
=
"#&
"#>#&
.
-
-
##4>#&
.
<
: 9&
-<
-?
&
&
9
-
9#4!!
<
)
?
)
<
1
=
=
69#>#&
9
*9#>#&
: *+
1,
-
!"#$%&"' ()"&'"!&)
&#*&&&#
+%&,&!&
- '!
!#.#
&"#'
#%!
&"!
!
#%!
&"!
!!
&$#/!#
'!
#&
.0
1,21!'!
&$& "!
**&
"&&
!
* ,<1
DS21754J-page 16
© 2008 Microchip Technology Inc.
24AA512/24LC512/24FC512
!
""#$%& !'
3
&'
!&"&4#*!(!!&
4%&
&#&
&&255***'
'54
D
N
E
E1
1
2
e
b
α
c
φ
A2
A
β
A1
6&!
'!
9'&!
7"')
%!
L
99..
7
7
7:
;
<
&
: 8&
1,
=
##44!!
=
<
&#
%%+
=
: >#&
.
?
=
<?
##4>#&
.
=
-<
: 9&
-
=
--
3
&9&
9
=
?
3
&
I
A
=
<A
9#4!!
=
9#>#&
)
-?
=
#%&
D
=
=
A
#%&1
&&
'
E
=
=
A
-
:@(@.5.@&##(%
'#:,
+%&,&!&
- '!
!#.#
&"#'
#%!
&"!
!
#%!
&"!
!!
&$#''!#
* ,?1
© 2008 Microchip Technology Inc.
DS21754J-page 17
24AA512/24LC512/24FC512
Note:
For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
DS21754J-page 18
© 2008 Microchip Technology Inc.
24AA512/24LC512/24FC512
(
#)*"(+,$( 3
&'
!&"&4#*!(!!&
4%&
&#&
&&255***'
'54
e
D
L
b
N
N
K
E
E2
EXPOSED PAD
NOTE 1
1
2
2
NOTE 1
1
D2
BOTTOM VIEW
TOP VIEW
A
A3
A1
NOTE 2
6&!
'!
9'&!
7"')
%!
99..
7
7
7:
;
<
&
: 8&
<
1,
<
&#
%%
,
&&4!!
-
.3
: 9&
1,
: >#&
.
.$
!##9&
-
.$
!##>#&
.
-
,
&&>#&
)
-
<
,
&&9&
9
?
?1,
,
&&&
.$
!##
B
=
!"#$%&"' ()"&'"!&)
&#*&&&#
4' '
$
!#&)!&#!
- 4!!*!"&#
'!
#&
.0
1,2 1!'!
&$& "!
**&
"&&
!
.32 %'!
("!"*&
"&&
(%
%
'&
"
!!
=
* ,1
© 2008 Microchip Technology Inc.
DS21754J-page 19
24AA512/24LC512/24FC512
3
&'
!&"&4#*!(!!&
4%&
&#&
&&255***'
'54
DS21754J-page 20
© 2008 Microchip Technology Inc.
24AA512/24LC512/24FC512
APPENDIX A:
REVISION HISTORY
Revision D
Correction to Section 1.0, Electrical Characteristics.
Revision E
Correction to Section 1.0., Ambient Temperature
Correction to Section 6.2, Page Write
Revision F
Add E3 (Pb-free) to marking examples.
Updated Marking Legend and On-line Support.
Revision G
Revised Sections 2.1, 2.4 and 6.3.
Revision H
Revised Features section; Revised 1.8V voltage to
1.7V; Replaced Package Drawings; Revised Product
ID System; Removed 14 Lead TSSOP.
Revision J
Revised Table 1-2, AC Characteristics; Updated
Packaging.
© 2008 Microchip Technology Inc.
DS21754J-page 21
24AA512/24LC512/24FC512
NOTES:
DS21754J-page 22
© 2008 Microchip Technology Inc.
24AA512/24LC512/24FC512
THE MICROCHIP WEB SITE
CUSTOMER SUPPORT
Microchip provides online support via our WWW site at
www.microchip.com. This web site is used as a means
to make files and information easily available to
customers. Accessible by using your favorite Internet
browser, the web site contains the following
information:
Users of Microchip products can receive assistance
through several channels:
• Product Support – Data sheets and errata,
application notes and sample programs, design
resources, user’s guides and hardware support
documents, latest software releases and archived
software
• General Technical Support – Frequently Asked
Questions (FAQ), technical support requests,
online discussion groups, Microchip consultant
program member listing
• Business of Microchip – Product selector and
ordering guides, latest Microchip press releases,
listing of seminars and events, listings of
Microchip sales offices, distributors and factory
representatives
•
•
•
•
•
Distributor or Representative
Local Sales Office
Field Application Engineer (FAE)
Technical Support
Development Systems Information Line
Customers
should
contact
their
distributor,
representative or field application engineer (FAE) for
support. Local sales offices are also available to help
customers. A listing of sales offices and locations is
included in the back of this document.
Technical support is available through the web site
at: http://support.microchip.com
CUSTOMER CHANGE NOTIFICATION
SERVICE
Microchip’s customer notification service helps keep
customers current on Microchip products. Subscribers
will receive e-mail notification whenever there are
changes, updates, revisions or errata related to a
specified product family or development tool of interest.
To register, access the Microchip web site at
www.microchip.com, click on Customer Change
Notification and follow the registration instructions.
© 2008 Microchip Technology Inc.
DS21754J-page 23
24AA512/24LC512/24FC512
READER RESPONSE
It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation
can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.
Please list the following information, and use this outline to provide us with your comments about this document.
To:
Technical Publications Manager
RE:
Reader Response
Total Pages Sent ________
From: Name
Company
Address
City / State / ZIP / Country
Telephone: (_______) _________ - _________
FAX: (______) _________ - _________
Application (optional):
Would you like a reply?
Y
N
Device: 24AA512/24LC512/24FC512
Literature Number: DS21754J
Questions:
1. What are the best features of this document?
2. How does this document meet your hardware and software development needs?
3. Do you find the organization of this document easy to follow? If not, why?
4. What additions to the document do you think would enhance the structure and subject?
5. What deletions from the document could be made without affecting the overall usefulness?
6. Is there any incorrect or misleading information (what and where)?
7. How would you improve this document?
DS21754J-page 24
© 2008 Microchip Technology Inc.
24AA512/24LC512/24FC512
PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.
PART NO.
X
Device
Device:
/XX
Temperature
Range
24AA512:
24AA512T:
24LC512:
24LC512T:
24FC512:
24FC512T:
Temperature
Range:
I
E
Package:
P
SM
MF
=
=
Package
512 Kbit 1.8V I2C Serial
EEPROM
512 Kbit 1.8V I2C Serial
EEPROM (Tape and Reel)
512 Kbit 2.5V I2C Serial
EEPROM
512 Kbit 2.5V I2C Serial
EEPROM (Tape and Reel)
512 Kbit 1 MHz I2C Serial
EEPROM
512 Kbit 1 MHz I2C Serial
EEPROM (Tape and Reel)
-40°C to +85°C
-40°C to +125°C
= Plastic DIP (300 mil body), 8-lead
= Plastic SOIJ (5.28 mm body), 8-lead
= Micro Lead Frame (6x5 mm body),
8-lead
© 2008 Microchip Technology Inc.
Examples:
a)
24AA512-I/P:
Industrial Temp.,
1.7V, PDIP package.
b)
24AA512T-I/SM: Tape and Reel,
Industrial Temp., 1.7V, SOIJ
package.
c)
24AA512-I/MF: Industrial Temp.,
1.7V, DFN package.
d)
24LC512-E/P:
Extended Temp.,
2.5V, PDIP package.
e)
24LC512-I/SM: Industrial Temp.,
2.5V, SOIJ package.
f)
24LC512T-I/SM: Tape and Reel,
Industrial Temp., 2.5V, SOIJ
package.
g)
24LC512-I/MF: Industrial Temp.,
2.5V, DFN package.
h)
24FC512-I/P:
Industrial Temp.,
1.7V, High Speed, PDIP package.
i)
24FC512-I/SM: Industrial Temp.,
1.7V, High Speed, SOIJ package.
j)
24FC512T-I/SM: Tape and Reel,
Industrial Temp., 1.7V, High Speed,
SOIJ package.
DS21754J-page25
24AA512/24LC512/24FC512
NOTES:
DS21754J-page26
© 2008 Microchip Technology Inc.
Note the following details of the code protection feature on Microchip devices:
•
Microchip products meet the specification contained in their particular Microchip Data Sheet.
•
Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
•
There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
•
Microchip is willing to work with the customer who is concerned about the integrity of their code.
•
Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding device
applications and the like is provided only for your convenience
and may be superseded by updates. It is your responsibility to
ensure that your application meets with your specifications.
MICROCHIP MAKES NO REPRESENTATIONS OR
WARRANTIES OF ANY KIND WHETHER EXPRESS OR
IMPLIED, WRITTEN OR ORAL, STATUTORY OR
OTHERWISE, RELATED TO THE INFORMATION,
INCLUDING BUT NOT LIMITED TO ITS CONDITION,
QUALITY, PERFORMANCE, MERCHANTABILITY OR
FITNESS FOR PURPOSE. Microchip disclaims all liability
arising from this information and its use. Use of Microchip
devices in life support and/or safety applications is entirely at
the buyer’s risk, and the buyer agrees to defend, indemnify and
hold harmless Microchip from any and all damages, claims,
suits, or expenses resulting from such use. No licenses are
conveyed, implicitly or otherwise, under any Microchip
intellectual property rights.
Trademarks
The Microchip name and logo, the Microchip logo, Accuron,
dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro,
PICSTART, PRO MATE, rfPIC and SmartShunt are registered
trademarks of Microchip Technology Incorporated in the
U.S.A. and other countries.
FilterLab, Linear Active Thermistor, MXDEV, MXLAB,
SEEVAL, SmartSensor and The Embedded Control Solutions
Company are registered trademarks of Microchip Technology
Incorporated in the U.S.A.
Analog-for-the-Digital Age, Application Maestro, CodeGuard,
dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN,
ECONOMONITOR, FanSense, In-Circuit Serial
Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB
Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM,
PICDEM.net, PICtail, PIC32 logo, PowerCal, PowerInfo,
PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total
Endurance, UNI/O, WiperLock and ZENA are trademarks of
Microchip Technology Incorporated in the U.S.A. and other
countries.
SQTP is a service mark of Microchip Technology Incorporated
in the U.S.A.
All other trademarks mentioned herein are property of their
respective companies.
© 2008, Microchip Technology Incorporated, Printed in the
U.S.A., All Rights Reserved.
Printed on recycled paper.
Microchip received ISO/TS-16949:2002 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and
Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures
are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.
© 2008 Microchip Technology Inc.
DS21754J-page 27
WORLDWIDE SALES AND SERVICE
AMERICAS
ASIA/PACIFIC
ASIA/PACIFIC
EUROPE
Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://support.microchip.com
Web Address:
www.microchip.com
Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431
India - Bangalore
Tel: 91-80-4182-8400
Fax: 91-80-4182-8422
India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632
Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829
India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513
France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Japan - Yokohama
Tel: 81-45-471- 6166
Fax: 81-45-471-6122
Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455
Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088
Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075
Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924
Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260
Kokomo
Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387
Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445
Toronto
Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509
Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755
China - Beijing
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104
China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889
Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302
China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431
Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934
China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470
Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859
China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205
Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068
China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066
Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069
China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393
Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850
China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760
Taiwan - Hsin Chu
Tel: 886-3-572-9526
Fax: 886-3-572-6459
China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118
Taiwan - Kaohsiung
Tel: 886-7-536-4818
Fax: 886-7-536-4803
China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130
Taiwan - Taipei
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102
China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256
Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350
Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340
Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820
China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049
01/02/08
DS21754J-page 28
© 2008 Microchip Technology Inc.