19-1494; Rev 1; 12/05
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
MAX3110E/MAX3111E †
General Description
Features
The MAX3110E/MAX3111E combine a full-featured universal asynchronous receiver/transmitter (UART) with
±15kV ESD-protected RS-232 transceivers and integrated charge-pump capacitors into a single 28-pin
package for use in space-, cost-, and power-constrained applications. The MAX3110E/MAX3111E also
feature an SPI™/QSPI™/MICROWIRE™-compatible
serial interface to save additional board space and
microcontroller (µC) I/O pins.
A proprietary low-dropout output stage enables the
2-driver/2-receiver interface to deliver true RS-232 performance down to VCC = +3V (+4.5V for MAX3110E)
while consuming only 600µA. The receivers remain
active in a hardware/software-invoked shutdown, allowing external devices to be monitored while consuming
only 10µA. Each device is guaranteed to operate at up
to 230kbps while maintaining true EIA/TIA-232 output
voltage levels.
The MAX3110E/MAX3111E’s UART includes a crystal
oscillator and baud-rate generator with software-programmable divider ratios for all common baud rates
from 300baud to 230kbaud. The UART features an 8word-deep receive FIFO that minimizes processor overhead and provides a flexible interrupt with four
maskable sources. Two control lines (one input and
one output) are included for hardware handshaking.
The UART and RS-232 functions can be used together
or independently since the two functions share only
supply and ground connections (the MAX3110E/
MAX3111E are hardware- and software-compatible
with the MAX3100 and MAX3222E).
♦ Integrated RS-232 Transceiver and UART in a
Single 28-Pin Package
♦ SPI/QSPI/MICROWIRE-Compatible µC Interface
♦ Internal Charge-Pump Capacitors—
No External Components Required!
♦ True RS-232 Operation Down to VCC = +3V
(MAX3111E)
♦ ESD Protection for RS-232 I/O Pins
±15kV—Human Body Model
±8kV—IEC 1000-4-2, Contact Discharge
±15kV—IEC 1000-4-2, Air-Gap Discharge
♦ Single-Supply Operation
+5V (MAX3110E)
+3.3V (MAX3111E)
♦ Low Power
600µA Supply Current
10µA Shutdown Supply Current with
Receiver Interrupt Active
♦ Guaranteed 230kbps Data Rate
♦ Hardware/Software-Compatible with MAX3100
and MAX3222E
________________________Applications
Ordering Information continued at end of data sheet.
Ordering Information
TEMP.
RANGE
PART
MAX3110ECWI
MAX3110ECNI
0°C to +70°C
0°C to +70°C
PINPACKAGE
VCC
(V)
28 Wide SO
28 Plastic DIP
5
5
Typical Application Circuit
Point-of-Sale (POS) Devices
Handy-Terminals
MAX3110E
MAX3111E
Telecom/Networking Diagnostic Ports
Industrial Front-Panel Interfaces
SPI
RS-232
DB-9
Hand-Held/Battery-Powered Equipment
CS
μP
SCLK
DIN
Pin Configuration appears at end of data sheet.
DOUT
† Covered by U.S. Patent numbers 4,636,930; 4,679,134;
4,777,577; 4,797,899; 4,809,152; 4,897,774; 4,999,761; and
other patents pending.
IRQ
U
A
R
T
1
2
6
3
7
4
8
5
9
SPI and QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.
________________________________________________________________ Maxim Integrated Products
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
1
MAX3110E/MAX3111E
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
ABSOLUTE MAXIMUM RATINGS
VCC to GND (MAX3110E) ........................................-0.3V to +6V
VCC to GND (MAX3111E).........................................-0.3V to +4V
V+ to GND (Note 1) ..................................................-0.3V to +7V
V- to GND (Note 1) ...................................................+0.3V to -7V
V+ to V- (Note 1) ..................................................................+13V
Input Voltages to GND
CS, X1, CTS, RX, DIN, SCLK .................. -0.3V to (VCC + 0.3V)
T_IN, SHDN ...........................................................-0.3V to +6V
R_IN ..................................................................................±25V
Output Voltage to GND
DOUT, RTS, TX, X2 .................................-0.3V to (VCC + 0.3V)
IRQ .......................................................................-0.3V to +6V
T_OUT ...........................................................................±13.2V
R_OUT .....................................................-0.3V to (VCC + 0.3V)
TX, RTS Output Current ....................................................100mA
Short-Circuit Duration
X2, DOUT, IRQ (to VCC or GND).............................Continuous
T_OUT (to GND) .....................................................Continuous
Continuous Power Dissipation (TA = +70°C)
28-pin Wide SO (derate 12.5mW/°C above +70°C) ...........1W
28-pin Plastic DIP (derate 14.3mW/°C above +70°C) ....1.14W
Operating Temperature Ranges
MAX311_EC_ _ .................................................. 0°C to +70°C
MAX311_EE_ _ ................................................-40°C to +85°C
Storage Temperature Range ............................-65°C to +150°C
Lead Temperature (soldering, 10s) .................................+300°C
Soldering Temperature (reflow)
PDIP lead(Pb)-free ........................................................+225°C
PDIP containing lead(Pb)..............................................+240°C
Wide SO lead(Pb)-free..................................................+225°C
Wide SO containing lead(Pb) .......................................+240°C
Note 1: V+ and V- can have maximum magnitudes of 7V, but their absolute difference should not exceed 13V.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure
to absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS—MAX3110E
(VCC = +4.5V to +5.5V, TA = TMIN to TMAX, unless otherwise noted. Typical values are measured for baud rate set to 9600baud at
VCC = +5V, TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
DC CHARACTERISTICS (VCC = +5V, TA = +25°C)
ICC
SHDN = VCC, no load
0.6
2
mA
Supply Current with Hardware
Shutdown
ICCSHDN(H)
SHDN = GND (Note 3)
0.48
1
mA
Supply Current with Hardware
and Software Shutdown
ICCSHDN(H+ S)
3
20
µA
Supply Current
SHDN = GND, SHDNi bit = 1 (Note 4)
UART OSCILLATOR INPUT (X1)
V
Input High Voltage
VIH1
Input Low Voltage
VIL1
Input Current
IIN1
Input Capacitance
CIN1
0.7VCC
V
0.2VCC
VX1 = 0 or 5.5V
SHDNi bit = 0
25
SHDNi bit = 1
2
5
V
µA
pF
UART LOGIC INPUTS (DIN, SCLK, CS, CTS, RX))
Input High Voltage
VIH2
Input Low Voltage
VIL2
Input Hysteresis
0.7VCC
VHYST2
Input Leakage Current
ILKG1
Input Capacitance
CIN2
V
0.3VCC
250
V
mV
±1
5
µA
pF
RS-232 LOGIC INPUTS (T_IN, SHDN))
Input High Voltage
VIH3
Input Low Voltage
VIL3
Transmitter Input Hysteresis
Input Leakage Current
2
VCC = 5V
2.4
0.8
VHYST3
500
IIN3
±0.01
_______________________________________________________________________________________
V
mV
±1
µA
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
(VCC = +4.5V to +5.5V, TA = TMIN to TMAX, unless otherwise noted. Typical values are measured for baud rate set to 9600baud at
VCC = +5V, TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
+25
V
RS-232 RECEIVER INPUTS (R_IN)
Input Voltage Range
-25
Input High Voltage
VIH4
TA = +25°C, VCC = 5V
Input Low Voltage
VIL4
TA = +25°C, VCC = 5V
Input Hysteresis
VHYST4
Input Resistance
RIN
2.4
V
0.8
500
TA = +25°C
3
5
V
mV
7
kΩ
RS-232 ESD PROTECTION (R_IN, T_OUT)
ESD Protection
Human Body Model
±15
IEC 1000-4-2 Air Discharge
±15
IEC 1000-4-2 Contact Discharge
±8
kV
RS-232 RECEIVER OUTPUTS (R_OUT)
Output High Voltage
VOH1
ISOURCE = 1mA
Output Low Voltage
VOL1
ISINK = 1.6mA
VCC - 0.6 ±0.05
±10
µA
V
0.4
V
RS-232 TRANSMITTER OUTPUTS (T_OUT)
Output Voltage Swing
Output Resistance
3kΩ load on all transmitter outputs
RO
VCC = V+ = V- = 0, VOUT = ±2V
5
±5.4
300
10M
Output Short-Circuit Current
Output Leakage Current
ILKG2
VCC = 0 or 5.5V, VOUT = ±12V,
transmitters disabled
ILKG3
DOUT only, CS = VCC
V
Ω
±60
mA
±25
±25
µA
±1
µA
UART OUTPUTS (DOUT, TX, RTS)
Output Leakage Current
Output High Voltage
VOH2
Output Low Voltage
VOL2
Output Capacitance
COUT1
ISOURCE = 5mA; DOUT, RTS
VCC - 0.5
ISOURCE = 10mA; TX only
VCC - 0.5
V
ISINK = 4mA; DOUT, RTS
0.4
ISINK = 25mA; TX only
0.9
5
V
pF
UART IRQ OUTPUTS (IRQ = open drain)
Output Leakage Current
ILKG4
V IRQ = 5.5V
Output Low Voltage
VOL3
ISINK = 4mA
Output Capacitance
COUT2
±1
0.4
5
µA
V
pF
UART AC TIMING
CS Low to DOUT Valid
tDV
CLOAD = 100pF
100
ns
CS High to DOUT Tri-State
tTR
CLOAD = 100pF, R CS = 10kΩ
100
ns
CS to SCLK Setup Time
tCSS
100
CS to SCLK Hold Time
tCSH
0
SCLK Fall to DOUT Valid
tDO
CLOAD = 100pF
ns
ns
100
ns
_______________________________________________________________________________________
3
MAX3110E/MAX3111E
ELECTRICAL CHARACTERISTICS—MAX3110E (continued)
MAX3110E/MAX3111E
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
ELECTRICAL CHARACTERISTICS—MAX3110E (continued)
(VCC = +4.5V to +5.5V, TA = TMIN to TMAX, unless otherwise noted. Typical values are measured for baud rate set to 9600baud at
VCC = +5V, TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
DIN to SCLK Setup Time
tDS
100
ns
DIN to SCLK Hold Time
tDH
0
ns
SCLK Period
tCP
238
ns
SCLK High Time
tCH
100
ns
SCLK Low Time
tCL
100
ns
SCLK Rising Edge to CS Falling
tCS0
100
ns
CS Rising Edge to SCLK Rising
Edge
tCS1
200
ns
CS High Pulse Width
tCSW
200
ns
Output Rise Time
tr
TX, RTS, DOUT; CL = 100pF
10
ns
Output Fall Time
tf
TX, RTS, DOUT, IRQ; CL = 100pF
10
ns
RS-232 AC TIMING
RL = 3kΩ, CL = 1000pF,
one transmitter switching
Maximum Data Rate
Receiver Propagation Delay
Receiver input to receiver output
150
tPLH
CL = 150pF
150
(Note 5)
100
ns
50
ns
|tPHL - tPLH |
Receiver Skew
|tPHL - tPLH |
4
kbps
tPHL
Transmitter Skew
Transition-Region Slew Rate
250
VCC = 5V,
RL = 3kΩ to 7kΩ,
TA = +25°C,
measured from
+3V to -3V or
-3V to +3V
CL = 150pF to
1000pF
6
ns
30
V/µs
CL = 150pF to
2500pF
4
_______________________________________________________________________________________
30
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
(VCC = +3.0V to +3.6V, VA = TMIN to TMAX, unless otherwise noted. Typical values are measured for baud rate set to 9600baud at
VCC = +3.3V, TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
DC CHARACTERISTICS (VCC = 3.3V, TA = +25°C)
ICC
SHDN = VCC, no load
0.45
1.4
mA
Supply Current with Hardware
Shutdown
ICCSHDN(H)
SHDN = GND (Note 3)
0.18
0.4
mA
Supply Current with Hardware
and Software Shutdown
ICCSHDN(H+ S)
1
20
µA
Supply Current
SHDN = GND SHDNi bit = 1 (Note 4)
UART OSCILLATOR INPUT (X1)
V
Input High Voltage
VIH1
Input Low Voltage
VIL1
Input Current
IIN1
Input Capacitance
CIN1
0.7VCC
V
0.2VCC
VX1 = 0 or 3.6V
SHDNi bit = 0
25
SHDNi bit = 1
2
5
V
µA
pF
UART LOGIC INPUTS (DIN, SCLK, CS, RX))
Input High Voltage
VIH2
Input Low Voltage
0.7VCC
V
VIL2
Input Hysteresis
0.3VCC
VHYST2
Input Leakage Current
ILKG1
Input Capacitance
CIN2
RS-232 LOGIC INPUTS (T_IN, SHDN)
Input High Voltage
VIH3
Input Low Voltage
165
±1
2.0
V
VIL3
Transmitter Input Hysteresis
Input Leakage Current
µA
pF
5
VCC = 3.3V
V
mV
0.8
VHYST3
500
IIN3
±0.01
V
mV
±1
µA
+25
V
RS-232 RECEIVER INPUTS (R_IN)
Input Voltage Range
-25
Input High Voltage
VIH4
TA = +25°C, VCC = 3.3V
Input Low Voltage
VIL4
TA = +25°C, VCC = 3.3V
Input Hysteresis
VHYST4
Input Resistance
RIN
2.4
V
0.6
500
TA = +25°C
3
5
V
mV
7
kΩ
RS-232 ESD PROTECTION (R_IN, T_OUT)
ESD Protection
Human Body Model
±15
IEC 1000-4-2 Air Discharge
±15
IEC 1000-4-2 Contact Discharge
±8
kV
_______________________________________________________________________________________
5
MAX3110E/MAX3111E
ELECTRICAL CHARACTERISTICS—MAX3111E
MAX3110E/MAX3111E
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
ELECTRICAL CHARACTERISTICS—MAX3111E (continued)
(VCC = +3.0V to +3.6V, VA = TMIN to TMAX, unless otherwise noted. Typical values are measured for baud rate set to 9600baud at
VCC = +3.3V, TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITION
MIN
TYP
MAX
UNITS
RS-232 RECEIVER OUTPUTS (R_OUT)
Output High Voltage
VOH1
ISOURCE = 1mA
Output Low Voltage
VOL1
ISINK = 1.6mA
VCC - 0.6
V
0.4
V
RS-232 TRANSMITTER OUTPUTS (T_OUT)
Output Voltage Swing
Output Resistance
RO
3kΩ load on all transmitter outputs
±5
±5.4
VCC = V+ = V- = 0, VOUT = ±2V
300
10M
Output Short-Circuit Current
Output Leakage Current
ILKG2
VCC = 0 or 3.6V, VOUT = ±12V,
transmitters disabled
ILKG3
DOUT only; CS = VCC
V
Ω
±60
mA
±25
µA
±1
µA
UART OUTPUTS (DOUT, TX, RTS)
Output Leakage Current
Output High Voltage
VOH2
Output Low Voltage
VOL2
Output Capacitance
COUT1
ISOURCE = 5mA; DOUT, RTS
VCC - 0.5
ISOURCE = 10mA, TX only
VCC - 0.5
V
ISINK = 4mA; DOUT, RTS
0.4
ISINK = 25mA, TX only
0.9
5
V
pF
UART IRQ OUTPUT (IRQ = open drain)
Output Leakage Current
ILKG4
V IRQ = 3.6V
±1
Output Low Voltage
VOL3
ISINK = 4mA
0.4
Output Capacitance
COUT2
5
µA
V
pF
UART AC TIMING
CS Low to DOUT Valid
CS High to DOUT Tri-State
6
tDV
CLOAD = 100pF
tTR
CLOAD = 100pF, R CS = 10kΩ
100
ns
100
ns
CS to SCLK Setup Time
tCSS
100
ns
CS to SCLK Hold Time
tCSH
0
ns
SCLK Fall to DOUT Valid
tDO
DIN to SCLK Setup Time
tDS
100
ns
DIN to SCLK Hold Time
tDH
0
ns
SCLK Period
tCP
238
ns
SCLK High Time
tCH
100
ns
SCLK Low Time
tCL
100
ns
SCLK Rising Edge to CS Falling
tCS0
100
ns
CS Rising Edge to SCLK Rising
Edge
tCS1
200
ns
CS High Pulse Width
tCSW
CLOAD = 100pF
100
200
ns
ns
Output Rise Time
tr
TX, RTS, DOUT; CLOAD = 100pF
10
ns
Output Fall Time
tf
TX, RTS, DOUT, IRQ; CLOAD = 100pF
10
ns
_______________________________________________________________________________________
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
(VCC = +3.0V to +3.6V, VA = TMIN to TMAX, unless otherwise noted. Typical values are measured for baud rate set to 9600baud at
VCC = +3.3V, TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
RS-232 AC TIMING
RL = 3kΩ, CL = 1000pF,
one-transmitter switching
Maximum Data Rate
Receiver Propagation Delay
kbps
tPHL
Receiver input to receiver output
150
tPLH
CL = 150pF
150
(Note 5)
200
ns
100
ns
Transmitter Skew
|tPHL - tPLH |
Receiver Skew
|tPHL - tPLH |
Transition-Region Slew Rate
250
VCC = 3.3V,
RL = 3kΩ to 7kΩ,
TA = +25°C,
measured from
+3V to -3V or
-3V to +3V
CL = 150pF to
1000pF
6
ns
ns
30
V/µs
CL = 150pF to
2500pF
4
30
Note 2: All currents into the device are positive; all currents out of the device are negative. All voltages are referred to device
ground unless otherwise noted.
Note 3: ICCSHDN(H) represents a hardware-only shutdown. In hardware shutdown, the UART is in normal operation and the charge
pumps for the RS-232 transmitters are shut down.
Note 4: ICCSHDN(H+S) represents a simultaneous software and hardware shutdown in which the UART and charge pumps are
shut down.
Note 5: Transmitter skew is measured at the transmitter zero cross points.
_______________________________________________________________________________________
7
MAX3110E/MAX3111E
ELECTRICAL CHARACTERISTICS—MAX3111E (continued)
Typical Operating Characteristics
(TA = +25°C, unless otherwise noted.)
UART SHUTDOWN CURRENT
vs. TEMPERATURE
600
500
MAX3110E, VCC = +5V
400
300
MAX3111E, VCC = +3.3V
6
5
4
MAX3111E, VCC = +3.3V
3
MAX3110E, VCC = +5V
0
0
-20
20
40
80
60
250
MAX3110E-03
+5V
STANDBY
MAX3110E
200
+3V
TRANSMITTING
150
MAX3111E
+3V
STANDBY
50
-40
100
-20
0
20
40
60
80
100
100
1000
10k
100k
1M
TEMPERATURE (°C)
TEMPERATURE (°C)
BAUD RATE (bps)
UART SUPPLY CURRENT vs.
EXTERNAL CLOCK FREQUENCY
MAX3110E
TX, RTS, DOUT OUTPUT CURRENT
vs. OUTPUT LOW VOLTAGE (VCC = +5V)
MAX3111E
TX, RTS, DOUT OUTPUT CURRENT
vs. OUTPUT LOW VOLTAGE (VCC = +3.3V)
500
MAX3110E
VCC = +5V
400
300
MAX3111E
VCC = +3.3V
200
80
OUTPUT SINK CURRENT (mA)
600
100
70
MAX3110E-06
90
MAX3110E-04
700
70
RTS
60
TX
50
DOUT
40
60
OUTPUT SINK CURRENT (mA)
-40
+5V
TRANSMITTING
300
100
1
0
30
20
0
0
0
1
2
4
3
RTS
50
TX
40
30
DOUT
20
10
10
0
5
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
EXTERNAL CLOCK FREQUENCY (MHz)
VOLTAGE (V)
VOLTAGE (V)
RS-232 TRANSMITTER OUTPUT VOLTAGE
vs. LOAD CAPACITANCE
RS-232 TRANSCEIVER SUPPLY CURRENT
vs. LOAD CAPACITANCE
RS-232 TRANSMITTER SLEW RATE
vs. LOAD CAPACITANCE
VOUT+
2.5
40
SUPPLY CURRENT (mA)
5.0
0
-2.5
-5.0
TRANSMITTER 1 AT DATA RATE
TRANSMITTER 2 AT DATA RATE
3kΩ + CL
16
45
35
250kbps
30
25
20
120kbps
15
VOUT-
5
-10.0
1000
2000
3000
4000
LOAD CAPACITANCE (pF)
5000
12
10
-SLEW
8
+SLEW
6
2
20kbps
0
0
TRANSMITTER 1 AT 250kbps
3kΩ + CL
14
4
10
-7.5
16
SLEW RATE (V/μs)
TRANSMITTER 1 AT 250kbps
TRANSMITTER 2 AT 15.6kbps
3kΩ + CL
7.5
50
MAX3110E/TOC07
10.0
MAX3110E/TOC11
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
MAX3110E/TOC09
SUPPLY CURRENT (μA)
7
1.8432MHz
CRYSTAL
350
8
2
100
8
400
MAX3110E-05
200
9
SHUTDOWN CURRENT (μA)
SUPPLY CURRENT (μA)
800
700
1.8432MHz CRYSTAL
SUPPLY CURRENT (μA)
1.8432MHz CRYSTAL
TRANSMITTING AT 115.2kbps
900
10
MAX3110E-01
1000
UART SUPPLY CURRENT
vs. BAUD RATE
MAX3110E-02
UART SUPPLY CURRENT vs. TEMPERATURE
TRANSMITTER OUTPUT VOLTAGE (V)
MAX3110E/MAX3111E
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
0
0
1000
2000
3000
4000
LOAD CAPACITANCE (pF)
5000
0
1000
2000
3000
4000
LOAD CAPACITANCE (pF)
_______________________________________________________________________________________
5000
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
PIN
NAME
FUNCTION
1
R2IN
2
R2OUT
RS-232 Receiver Output 2, TTL/CMOS
3
T2IN
RS-232 Transmitter lnput 2, TTL/CMOS
4
T1IN
RS-232 Transmitter lnput 1, TTL/CMOS
5
R1OUT
RS-232 Receiver Output 1, TTL/CMOS
6
R1IN
7
T1OUT
8
VCC
9
X2
UART Crystal Connection. Leave X2 unconnected when using an external CMOS clock. See the Crystals,
Oscillators, and Ceramic Resonators section.
10
X1
UART Crystal Connection. X1 also serves as an external CMOS clock input. See the Crystals, Oscillators,
and Ceramic Resonators section.
11
CTS
UART Clear-to-Send Active-Low Input. Read via the CTS bit.
12
RTS
UART Request-to-Send Active-Low Output. Controlled by the RTS bit. Also used to control the driver enable
in RS-485 networks.
13
RX
UART Asynchronous Serial-Data (receiver) Input. The serial information received from the RS-232 receiver.
A transition on RX while in shutdown generates an interrupt (Table 1).
14
TX
UART Asynchronous Serial-Data (transmitter) Output
15
DIN
SPI/MICROWIRE Serial-Data Input. Schmitt-trigger Input.
16
DOUT
SPI/MICROWIRE Serial-Data Output. High impedance when CS is high.
17
SCLK
SPI/MICROWIRE Serial-Clock Input. Schmitt-trigger input.
18
CS
UART Active-Low Chip-Select Input. DOUT goes high impedance when CS is high. IRQ, TX, and RTS are
always active. Schmitt-trigger input.
19
IRQ
UART Active-Low Interrupt Output. Open-drain interrupt output to microprocessor.
20
SHDN
21
V+
22
C1+
Positive terminal of the internal voltage-doubler charge-pump capacitor. Do not make any connection to
this terminal.
23
C1-
Negative terminal of the internal voltage-doubler charge-pump capacitor. Do not make any connection to
this terminal.
24
C2+
Positive terminal of internal inverting charge-pump capacitor. Do not make any connection to this terminal.
25
C2-
Negative terminal of internal inverting charge-pump capacitor. Do not make any connection to this terminal.
26
V-
27
GND
28
T2OUT
RS-232 Receiver Input 2
RS-232 Receiver Input 1
RS-232 Transmitter Output 1
Positive Supply Voltage
Hardware Shutdown Input. Drive SHDN low to shut down the RS-232 transmitters and charge pump. Drive
high for normal operation.
+5.5V generated by the internal charge pump. Do not make any connection to this terminal.
-5.5V generated by the internal charge pump. Do not make any connection to this terminal.
Ground
RS-232 Transmitter Output 2
_______________________________________________________________________________________
9
MAX3110E/MAX3111E
Pin Description
MAX3110E/MAX3111E
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
T2IN
T2OUT
T1IN
T1OUT
R2OUT
R2IN
R1OUT
R1IN
V+
C1+
INTERNAL
INTERNAL
C1C2+
5k
5k
CHARGE
PUMP
GND
INTERNAL
INTERNAL
C2-
V-
VCC
SHDN
Pr
RX BUFFER
MAX3110E/MAX3111E
9
9
9
Pr
RX
9
RX SHIFT REGISTER
Pr
X2
DOUT
4
SPI
INTERFACE
TX SHIFT REGISTER
Pt
IRQ
9
BAUD-RATE
GENERATOR
X1
TX
INTERRUPT
LOGIC
RX FIFO
SCLK
CS
9
TX BUFFER
Pt
CTS
RTS
DIN
9
I/O
Figure 1. MAX3110E/MAX3111E Functional Diagram
Detailed Description
The MAX3110E/MAX3111E contain an SPI/QSPI/MICROWIREcompatible UART and an RS-232 transceiver with two
drivers and two receivers. The UART is compatible with
SPI and QSPI for CPOL = 0 and CPHA = 0. The UART
supports data rates up to 230kbaud for standard UART
bit streams as well as IrDA and includes an 8-word
receive FIFO. Also included is a 9-bit-address recognition interrupt.
The RS-232 transceiver has electrostatic discharge
(ESD) protection on the transmitter outputs and the
receiver inputs. The internal charge-pump capacitors
minimize the number of external components required.
The RS-232 transceivers meet EIA/TIA-232 specifica10
tions for VCC down to the minimum supply voltage and
are guaranteed to operate for data rates up to 250kbps.
The UART and RS-232 functions operate as one device
or independently since the two functions share only
supply and ground connections.
UART
The universal asynchronous receiver transmitter
(UART) interfaces the SPI/QSPI/MICROWIRE-compatible synchronous serial data from a microprocessor (µP)
to asynchronous, serial-data communication ports (RS232, IrDA). Figure 1 shows the MAX3110E/MAX3111E
functional diagram. Included in the UART function is an
SPI/QSPI/MICROWIRE interface, a baud-rate generator,
and an interrupt generator.
______________________________________________________________________________________
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
edge. Figure 3 shows the detailed serial timing specifications for the synchronous SPI port.
Only 16-bit words are expected. If CS goes high in the
middle of a transmission (any time before the 16th bit),
the sequence is aborted (i.e., data does not get written
to individual registers). Most operations, such as the
clearing of internal registers, are executed only on CS’s
rising edge. Every time CS goes low, a new 16-bit
stream is expected. An example of using the Write
Configuration Register is shown in Figure 4.
Table 1 describes the bits located in the Write Configuration, Read Configuration, Write Data, and Read
Data Registers. This table also describes whether the
bit is a read or a write bit and the power-on reset state
(POR) of the bits. Figure 5 shows an example of parity
and word-length control.
DIN
MSB
14
13
12
11
10
9
8
7
6
5
4
3
2
1
LSB
DOUT
MSB
14
13
12
11
10
9
8
7
6
5
4
3
2
1
LSB
CS
SCLK
COMPATIBLE
WITH MAX3110E/MAX3111E
(CPOL = 0, CPHA = 0)
SCLK
(CPOL = 0, CPHA = 1)
NOT COMPATIBLE
WITH MAX3110E/MAX3111E
SCLK
(CPOL = 1, CPHA = 0)
SCLK
(CPOL = 1, CPHA = 1)
Figure 2. Compatible CPOL and CPHA Timing Modes
CS
•••
tCSO
tCSS
tCL
SCLK
tCH
tCSH
tCS1
•••
tDS
tDH
•••
DIN
tDV
DOUT
tDO
tTR
•••
Figure 3. Detailed Serial Timing Specifications for the Synchronous SPI Port
______________________________________________________________________________________
11
MAX3110E/MAX3111E
SPI Interface
The MAX3110E/MAX3111E are compatible with SPI,
QSPI (CPOL = 0, CPHA = 0), and MICROWIRE serialinterface standards (Figure 2). The MAX3110E/
MAX3111E have a unique full-duplex-only architecture
that expects a 16-bit word for DIN and simultaneously
produces a 16-bit word for DOUT regardless of which
read/write register is used. The DIN stream is monitored for its first two bits to tell the UART the type of
data transfer being executed (see the Write
Configuration Register, Read Configuration Register,
Write Data Register, and Read Data Register sections).
DIN (MOSI) is latched on SCLK’s rising edge. DOUT
(MISO) should be read into the µP on SCLK’s rising
edge. The first bit (bit 15) of DOUT transitions on CS’s
falling edge, and bits 14–0 transition on SCLK’s falling
MAX3110E/MAX3111E
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
DATA
UPDATED
CS
SCLK
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
DIN
1
1
FEN
SHDN
TM
RM
PM
RAM
IR
ST
PE
L
B3
B2
B1
B0
DOUT
R
T
0
0
0
0
0
0
0
0
0
0
0
0
0
0
IDLE
Figure 4. Write Configuration Register Example
PE = 0, L = 0
IDLE
START
D0
D1
D2
D3
D4
D5
D6
D7
STOP
STOP
D2
D3
D4
D5
D6
STOP
STOP
IDLE
D2
D3
D4
D5
D6
D7
Pt
D2
D3
D4
D5
D6
Pt
STOP
PE = 0, L = 1
IDLE
START
IDLE
START
IDLE
START
D0
D1
PE = 1, L = 0
D0
D1
STOP
STOP
IDLE
PE = 1, L = 1
D0
TIME
D1
STOP
IDLE
SECOND STOP BIT IS OMITTED IF ST = 0.
Figure 5. Parity and Word-Length Control
12
______________________________________________________________________________________
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
MAX3110E/MAX3111E
Table 1. Bit Descriptions
BIT
NAME
BIT
TYPE
POR
STATE
B0–B3
write
0000
Baud-Rate Divisor Select Bits. Sets the baud clock’s value (Table 6).
B0–B3
read
0000
Baud-Rate Divisor Select Bits. Reads the 4-bit baud clock value assigned to these registers.
CTS
read
No
change
D0t–D7t
write
XXXXXXXX
Transmit-Buffer Register. Eight data bits written into the transmit-buffer register. D7t is ignored
when L = 1.
D0r–D7r
read
00000000
Eight data bits read from the receive FIFO or the receive-buffer register. When L = 1, D7r is
always 0.
FEN
write
0
FIFO Enable. Enables the receive FIFO when FEN = 0. When FEN = 1, FIFO is disabled.
FEN
read
0
FIFO-Enable Readback. FEN’s state is read.
IR
write
0
Enables the IrDA timing mode when IR = 1.
IR
read
0
Reads the value of the IR bit.
L
write
0
Bit to set the word length of the transmitted or received data. L = 0 results in 8-bit words
(9-bit words if PE = 1) (see Figure 5). L = 1 results in 7-bit words (8-bit words if PE = 1).
L
read
0
Reads the value of the L bit.
Pt
write
X
Transmit-Parity Bit. This bit is treated as an extra bit that is transmitted if PE = 1. In 9-bit networks, the MAX3110E/MAX3111E do not calculate parity. If PE = 0, then this bit (Pt) is ignored
in transmit mode (see the 9-Bit Networks section).
Pr
read
X
Receive-Parity Bit. This bit is the extra bit received if PE = 1. Therefore, PE = 1 results in 9-bit
transmissions (L = 0). If PE = 0, then Pr is set to 0. Pr is stored in the FIFO with the receive data
(see the 9-Bit Networks section).
DESCRIPTION
Clear-to-Send-Input. Records the state of the CTS pin (CTS bit = 0 implies CTS pin = logic
high).
PE
write
0
Parity-Enable Bit. Appends the Pt bit to the transmitted data when PE = 1, and sends the Pt bit
as written. No parity bit is transmitted when PE = 0. With PE = 1, an extra bit is expected to be
received. This data is put into the Pr register. Pr = 0 when PE = 0. The MAX3110E/MAX3111E
do not calculate parity.
PE
read
0
Reads the value of the Parity-Enable bit.
PM
write
0
Mask for Pr bit. IRQ is asserted if PM = 1 and Pr = 1 (Table 7).
PM
read
0
Reads the value of the PM bit (Table 7).
R
read
0
Receive Bit or FIFO Not Empty Flag. R = 1 means new data is available to be read or is being
read from the receive register or FIFO. If performing a Read Data or Write Data operation, the R
bit will clear on the falling edge of SCLK's 16th pulse if no new data is available.
RM
write
0
Mask for R bit. IRQ is asserted if RM = 1 and R = 1 (Table 7).
RM
read
0
Reads the value of the RM bit (Table 7).
RAM
write
0
Mask for RA/FE bit. IRQ is asserted if RAM = 1 and RA/FE = 1 (Table 7).
RAM
read
0
Reads the value of the RAM bit (Table 7).
RTS
write
0
Request-to-Send Bit. Controls the state of the RTS output. This bit is reset on power-up (RTS
bit = 0 sets the RTS pin = logic high).
______________________________________________________________________________________
13
MAX3110E/MAX3111E
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
Table 1. Bit Descriptions (continued)
BIT
NAME
RA/FE
SHDNi
BIT
TYPE
read
write
POR
STATE
DESCRIPTION
0
Receiver-Activity/Framing-Error Bit. In shutdown mode, this is the RA bit. In normal operation,
this is the FE bit. In shutdown mode, a transition on RX sets RA = 1. In normal mode, a framing error sets FE = 1. A framing error occurs if a zero is received when the first stop bit is
expected. FE is set when a framing error occurs, and cleared upon receipt of the next properly framed character independent of the FIFO being enabled. When the device wakes up, it is
likely that a framing error will occur. This error is cleared with a Write Configuration. The FE bit
is not cleared on a Read Data operation. When an FE is encountered, the UART resets itself
to the state where it is looking for a start bit.
0
Software-Shutdown Bit. Enter software shutdown with a Write Configuration where SHDNi = 1.
Software shutdown takes effect after CS goes high, and causes the oscillator to stop as soon
as the transmitter becomes idle. Software shutdown also clears R, T, RA/FE, D0r–D7r,
D0t–D7t, Pr, Pt, and all data in the receive FIFO. RTS and CTS can be read and updated
while in shutdown. Exit software shutdown with a Write Configuration where SHDNi = 0. The
oscillator restarts typically within 50ms of CS going high. RTS and CTS are unaffected. Refer
to the Pin Description for hardware shutdown (SHDN input).
SHDNo
read
0
Shutdown Read-Back Bit. The Read Configuration register outputs SHDNo = 1 when the
UART is in shutdown. Note that this bit is not sent until the current byte in the transmitter is
sent (T = 1). This tells the processor when it may shut down the RS-485/RS-422 driver. This bit
is also set immediately when the device is shut down through the SHDN pin.
ST
write
0
Transmit-Stop Bit. One stop bit will be transmitted when ST = 0. Two stop bits will be transmitted when ST = 1. The receiver only requires one stop bit.
ST
read
0
Reads the value of the ST bit.
T
read
1
Transmit-Buffer-Empty Flag. T = 1 means that the transmit buffer is empty and ready to
accept another data word.
TE
write
0
Transmit-Enable Bit. If TE = 1, then only the RTS pin is updated on CS’s rising edge. The contents of RTS, Pt, and D0t–D7t transmit on CS’s rising edge when TE = 0.
TM
write
0
Mask for T Bit. IRQ is asserted if TM = 1 and T = 1 (Table 7).
TM
read
0
Reads the value of the TM bit (Table 7).
Notice to High-Level Programmers: The UART follows
the SPI convention of providing a bidirectional data path
for writes and reads. Whenever the data is written, data
is also read back. This speeds operation over the SPI
bus, and the UART needs this speed advantage when
operating at high baud rates. In most high-level languages, such as C, there are commands for writing and
reading stream I/O devices such as the console or serial
port. In C specifically, there is a “PUTCHAR” command
that transmits a character and a “GETCHAR” command
that receives a character. If programmers were to write
direct write and read commands in C with no underlying
driver code, they would notice that a PUTCHAR command is really a PUTGETCHAR command. These C
commands assume some form of BIOS-level support for
these commands. The proper way to implement these
commands is to write driver code, usually in the form of
an assembly-language interrupt-service routine and a
callable routine used by high-level routines. This driver
14
handles the interrupts and manages the receive and
transmit buffers for the MAX3110E/MAX3111E. When a
PUTCHAR executes, this driver is called and it safely
buffers any characters received when the current
character is transmitted. When a GETCHAR executes, it
checks its own receive buffer before getting data from
the UART. See the C-language Outline of a MAX3110E/
MAX3111E Software Driver in Listing 1, which appears at
the end of this data sheet.
Listing 1 is a C-language outline of an interrupt-driven
software driver that interfaces to a MAX3110E/
MAX3111E, providing an intermediate layer between
the bit-manipulation subroutine and the familiar
PUTCHAR/GETCHAR subroutines.
The user must supply code for managing the transmit
and receive queues as well as the low-level hardware
interface itself. The interrupt control hardware must be
initialized before this driver is called.
______________________________________________________________________________________
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
tion mode. Bits 13–1 of the DIN word should be zeros,
and bit 0 is the test bit to put the UART in test mode
(see the Test Mode section). Table 3 shows the bit
assignment for the read configuration register.
Using the write configuration register clears the receive
FIFO and the R, T, RA/FE, D0r–D7r, D0t–D7t, Pr, and Pt
registers. RTS and CTS remain unchanged. The new
configuration is valid on CS’s rising edge if the transmit
buffer is empty (T = 1) and transmission is over. If the
latest transmission has not been completed (T = 0), the
registers are updated when the transmission is over.
The write configuration register bits (FEN, SHDNi, IR,
ST, PE, L, B3–B0) take effect after the current transmission is over. The mask bits (TM, RM, PM, RAM) take
effect immediately after SCLK’s 16th rising edge.
Write Data Register (D15, D14 = 1, 0)
Use the write data register for transmitting to the TXbuffer and receiving from the RX buffer (and RX FIFO
when enabled). When using this register, the DIN and
DOUT write data words are used simultaneously, and
bits 13–11 for both the DIN and DOUT write data words
are meaningless zeros. The DIN write data word contains the data that is being transmitted, and the DOUT
write data word contains the data that is being received
from the RX FIFO. Table 4 shows the bit assignment for
the write data mode. To change the RTS pin’s output
state without transmitting data, set the TE bit high. If
performing a write data operation, the R bit will clear on
the falling edge of SCLK’s 16th clock pulse if no new
data is available.
Bits 15 and 14 of the DOUT write configuration (R and
T) are sent out of the MAX3110E/MAX3111E along with
14 trailing zeros. The use of the R and T bits is optional,
but ignore the 14 trailing zeros.
Warning! The UART requires stable crystal oscillator
operation before configuration (typically ~25ms after
power-up). Upon power-up, compare the write configuration bits with the read configuration bits in a software
loop until both match. This ensures that the oscillator is
stable and that the UART is configured correctly.
Read Configuration Mode (D15, D14 = 0, 1)
The read configuration mode is used to read back the
last configuration written to the UART. In this mode, bits
15 and 14 of the DIN configuration word are required to
be 0 and 1, respectively, to enable the read configura-
Test Mode
The device enters a test mode if bit 0 of the DIN configuration word equals one when doing a read configuration. In this mode, if CS = 0, the RTS pin transmits a
clock that is 16-times the baud rate. The TX pin is low
as long as CS remains low while in test mode. Table 3
shows the bit assignment for the read configuration
register.
Read Data Register (D15, D14 = 0, 0)
Use the read data register for receiving data from the
RX FIFO. When using this register, bits 15 and 14 of
DIN are both required to be 0. Bits 13–0 of the DIN
read-data word should be zeros. Table 5 shows the bit
assignments for the read data mode. Reading data
clears the R bit and interrupt IRQ. If performing a read
data operation, the R bit will clear on the falling edge of
SCLKs 16th clock pulse if no new data is available.
______________________________________________________________________________________
15
MAX3110E/MAX3111E
Write Configuration Register (D15, D14 = 1, 1)
Configure the UART by writing a 16-bit word to the write
configuration register, which programs the baud rate,
data word length, parity enable, and enable of the 8word receive FIFO. In this mode, bits 15 and 14 of the
DIN configuration word are both required to be 1 in
order to enable the write configuration mode. Bits 13–0
of the DIN configuration word set the configuration of
the UART. Table 2 shows the bit assignment for the
write configuration register. The write configuration register allows selection between normal UART timing and
IrDA timing, provides shutdown control, and contains
four interrupt mask bits.
MAX3110E/MAX3111E
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
Table 2. Write Configuration (D15, D14 = 1, 1)
BIT
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
DIN
1
1
FEN
SHDNi
TM
RM
PM
RAM
IR
ST
PE
L
B3
B2
B1
B0
DOUT
R
T
0
0
0
0
0
0
0
0
0
0
0
0
0
0
D15 is present at DOUT on CS’s falling edge. Consecutive bits are clocked out on SCLK’s falling edge.
Notes:
bit 15: DOUT
R = 1, Data is available to be read or is being read from the
receive register or FIFO.
R = 0, Receive register and FIFO are empty.
bit 14: DOUT
T = 1, Transmit buffer is empty.
T = 0, Transmit buffer is full.
bits 13–0: DOUT
Zeros
bits 15, 14: DIN
1,1 = Write Configuration
bit 13: DIN
FEN = 0, FIFO is enabled.
FEN = 1, FIFO is disabled.
bit 12: DIN
SHDNi = 1, Enter software shutdown.
SHDNi = 0, Exit software shutdown.
bit 11: DIN
TM = 1, Transmit buffer empty interrupt is enabled.
TM = 0, Transmit buffer empty interrupt is disabled.
bit 10: DIN
RM = 1, Data available in the receive register or FIFO interrupt
is enabled.
RM = 0, Data available in the receive register or FIFO interrupt
is disabled.
bit 9: DIN
PM = 1, Parity bit high received interrupt is enabled.
PM = 0, Parity bit received interrupt is disabled.
bit 8: DIN
RAM = 1, Receiver-activity (shutdown mode)/Framing-error
(normal operation) interrupt is enabled.
RAM = 0, Receiver-activity (shutdown mode)/Framing-error
(normal operation) interrupt is disabled.
bit 7: DIN
IR = 1, IrDA mode is enabled.
IR = 0, IrDA mode is disabled.
bit 6: DIN
ST = 1, Transmit two stop-bits.
ST = 0, Transmit one stop-bit.
bit 5: DIN
PE = 1, Parity is enabled for both transmit (state of Pt) and
receive.
PE = 0, Parity is disabled for both transmit and receive.
bit 4: DIN
L = 1, 7-bit words (8-bit words if PE = 1)
L = 0, 8-bit words (9-bit words if PE = 1)
bits 3–0: DIN
B3–B0 = XXXX, Baud-Rate Divisor Select Bits (see Table 6)
16
______________________________________________________________________________________
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
BIT
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
DIN
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
TEST
DOUT
R
T
FEN
SHDNo
TM
RM
PM
RAM
IR
ST
PE
L
B3
B2
B1
B0
D15 is present at DOUT on CS’s falling edge. Consecutive bits are clocked out on SCLK’s falling edge.
Notes:
bit 15: DOUT
R = 1, Data is available to be read or is being read from the
receive register or FIFO.
R = 0, Receive register and FIFO are empty.
bit 14: DOUT
T = 1, Transmit buffer is empty.
T = 0, Transmit buffer is full.
bit 13: DOUT
FEN = 0, FIFO is enabled.
FEN = 1, FIFO is disabled.
bit 12: DOUT
SHDNo = 1, Software shutdown is enabled.
SHDNo = 0, Software shutdown is disabled.
bit 11: DOUT
TM = 1, Transmit buffer empty interrupt is enabled.
TM = 0, Transmit buffer empty interrupt is disabled.
bit 10: DOUT
RM = 1, Data available in the receive register or FIFO interrupt
is enabled.
RM = 0, Data available in the receive register or FIFO interrupt
is disabled.
bit 9: DOUT
PM = 1, Parity bit high received interrupt is enabled.
PM = 0, Parity bit received interrupt is disabled.
bit 8: DOUT
RAM = 1, Receiver-activity (shutdown mode)/Framing-error
(normal operation) interrupt is enabled.
RAM = 0, Receiver-activity (shutdown mode)/Framing-error
(normal operation) interrupt is disabled.
bit 7: DOUT
IR = 1, IrDA mode is enabled.
IR = 0, IrDA mode is disabled.
bit 6: DOUT
ST = 1, Transmit two stop-bits.
ST = 0, Transmit one stop-bit.
bit 5: DOUT
PE = 1, Parity is enabled for both transmit (state of Pt) and
receive.
PE = 0, Parity is disabled for both transmit and receive.
bit 15, 14: DIN
0,1 = Read Configuration
bits 13–1: DIN
Zeros
bit 0: DIN
If TEST = 1 and CS = 0, then RTS =16xBaudCLK
TEST = 0, Disables test mode
bit 4: DOUT
L = 1, 7-bit words (8-bit words if PE = 1)
L = 0, 8-bit words (9-bit words if PE = 1)
bits 3–0: DOUT
B3–B0 = XXXX Baud-Rate Divisor Select Bits (see Table 6)
______________________________________________________________________________________
17
MAX3110E/MAX3111E
Table 3. Read Configuration (D15, D14 = 0, 1)
MAX3110E/MAX3111E
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
Table 4. Write Data (D15, D14 = 1, 0)
BIT
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
DIN
1
0
0
0
0
TE
RTS
Pt
D7t
D6t
D5t
D4t
D3t
D2t
D1t
D0t
DOUT
R
T
0
0
0
RA/FE
CTS
Pr
D7r
D6r
D5r
D4r
D3r
D2r
D1r
D0r
D15 is present at DOUT on CS’s falling edge. Consecutive bits are clocked out on SCLK’s falling edge.
Notes:
bits 15, 14: DIN
bit 15: DOUT
1, 0 = Write Data
R = 1, Data is available to be read or is being read from the
receive register or FIFO.
bits 13–11: DIN
R = 0, Receive register and FIFO are empty.
Zeros
bit 10: DIN
bit 14: DOUT
TE = 1, Disables transmit and only RTS will be updated.
T = 1, Transmit buffer is empty.
TE = 0, Enables transmit.
T = 0, Transmit buffer is full.
bits 13–11: DOUT
Zeros
bit 10: DOUT
RA/FE = Receive-Activity (Uart shutdown)/Framing-Error
(Normal Operation) bit
bit 9: DOUT
bit 9: DIN
RTS = 1, Configures RTS = 0 (logic low).
RTS = 0, Configures RTS = 1 (logic high).
bit 8: DIN
Pt = 1, Transmit parity bit is high. If PE = 1, a high parity bit will
be transmitted. If PE = 0, then no parity bit will be transmitted.
CTS = CTS input state. If CTS = 0, then CTS = 1 and vice versa.
Pt = 0, Transmit parity bit is low. If PE = 1, a low parity bit will be
transmitted. If PE = 0, then no parity bit will be transmitted.
bit 8: DOUT
bits 7–0: DIN
Pr = Received Parity Bit. This is only valid if PE = 1.
D7t–D0t = Transmitting Data Bits. D7t is ignored when L = 1.
bits 7–0: DOUT
D7t–D0t = Received Data Bits. D7r = 0 for L = 1.
18
______________________________________________________________________________________
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
BIT
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
DIN
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
DOUT
R
T
0
0
0
RA/FE
CTS
Pr
D7r
D6r
D5r
D4r
D3r
D2r
D1r
D0r
D15 is present at DOUT on CS’s falling edge. Consecutive bits are clocked out on SCLK’s falling edge.
Notes:
bits 15, 14: DIN
bits 15: DOUT
0, 0 = Read Data
R = 1, Data is available to be read or is being read from the
receive register or FIFO.
bits 13–0: DIN
Zeros
R = 0, Receive register and FIFO are empty.
bit 14: DOUT
T = 1, Transmit buffer is empty.
T = 0, Transmit buffer is full.
bits 13–11: DOUT
Zeros
bit 10: DOUT
RA/FE = Receive-Activity (UART shutdown)/Framing-Error
(Normal Operation) Bit
bit 9: DOUT
CTS = CTS input state. If CTS = 0, then CTS = 1 and vice versa.
bit 8: DOUT
Pr = Received parity bit. This is only valid if PE = 1.
bits 7–0: DOUT
D7t–D0t = Received Data Bits. D7r = 0 for L = 1.
______________________________________________________________________________________
19
MAX3110E/MAX3111E
Table 5. Read Data (D15, D14 = 0, 0)
MAX3110E/MAX3111E
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
Baud-Rate Generator
The baud-rate generator determines the rate at which
the transmitter and receiver operate. Bits B3–B0 in the
write configuration register determine the baud-rate
divisor (BRD), which divides the X1 oscillator frequency. The on-board oscillator operates with either a
1.8432MHz or a 3.6864MHz crystal or is driven at X1
with a 45% to 55% duty-cycle square wave. Table 6
shows baud-rate divisors for given input codes as well
as the baud rate for 1.8432MHz and 3.684MHz crystals.
The generator’s clock is 16-times the baud rate.
Interrupt Sources and Masks
Using the Read Data or Write Data register clears the
interrupt IRQ, assuming the conditions that initiated the
interrupt no longer exist. Table 7 gives the details for
each interrupt source. Figure 6 shows the functional
diagram for the interrupt sources and mask blocks.
Following are two examples of setting up an IRQ for the
MAX3110E/MAX3111E:
Example 1. Set up only the transmit buffer-empty interrupt. Send the 16-bit word below into DIN of the
MAX3110E/MAX3111E using the Write Configuration
register. This 16-bit word configures the MAX3110E/
MAX3111E for 9600bps, 8-bit words, no parity, and one
stop bit with a 1.8432MHz crystal.
binary 1100100000001010
HEX C80A
Example 2. Set up only the data-available (or databeing-read) interrupt.
Send the 16-bit word below into DIN of the
MAX3110E/MAX3111E using the Write Configuration
register. This 16-bit word configures the MAX3110E/
MAX3111E for 9600bps, 8-bit words, no parity, and one
stop bit with a 1.8432MHz crystal.
binary 1100010000001010
HEX C40A
Receive FIFO
The MAX3110E/MAX3111E contain an 8-word receive
FIFO for data received by the UART to minimize
processor overhead. Using the UART-software shutdown clears the receive FIFO. Upon power-up, the
receive FIFO is enabled. To disable the receive FIFO,
set the FEN bit high when writing to the Write
Configuration register. To check whether the FIFO is
enabled or disabled, read back the FEN bit using the
Read Configuration.
20
Table 6. Baud-Rate Selection*
B3
BAUD
B2 B1 B0
DIVISION
RATIO
BAUD
RATE
(fOSC =
1.8432MHz)
BAUD
RATE
(fOSC =
3.6864MHz)
0
0
0
0**
1
115.2k**
230.4k**
0
0
0
1
2
57.6k
115.2k
0
0
1
0
4
28.8k
57.6k
0
0
1
1
8
14.4k
28.8k
0
1
0
0
16
7200
14.4k
0
1
0
1
32
3600
7200
0
1
1
0
64
1800
3600
0
1
1
1
128
900
1800
1
0
0
0
3
38.4k
76.8k
1
0
0
1
6
19.2k
38.4k
1
0
1
0
12
9600
19.2k
1
0
1
1
24
4800
9600
1
1
0
0
48
2400
4800
1
1
0
1
96
1200
2400
1
1
1
0
192
600
1200
1
1
1
1
384
300
600
*Standard baud rates shown in bold
**Default baud rate
Q
S
R
NEW DATA AVAILABLE
DATA READ
RM MASK
Q
S
R
TRANSMIT BUFFER EMPTY
DATA READ
TM MASK
IRQ
N
PE = 1 AND RECEIVED
PARITY BIT = 1
PE = 0 OR RECEIVED
PM MASK PARITY BIT = 0
Q
S
R
TRANSITION ON RX
SHUTDOWN
RAM MASK
FRAMING ERROR
SHUTDOWN
RAM MASK
Figure 6. Functional Diagram for Interrupt Sources and Mask
Blocks
______________________________________________________________________________________
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
BIT
NAME
MASK
BIT
MEANING
WHEN SET
DESCRIPTION
Pr
PM
Received parity bit = 1
The Pr bit reflects the value in the word currently in the receive-buffer register
(oldest data available). The Pr bit is set when parity is enabled (PE = 1) and the
received parity bit is 1. The Pr bit is cleared either when parity is not enabled (PE
= 0) or when parity is enabled and the received bit is 0. An interrupt is issued
based on the oldest Pr value in the receiver FIFO. The oldest Pr value is the next
value read by a Read Data operation.
R
RM
Data available
The R bit is set when new data is available to be read or when data is being read
from the receive register/FIFO. FIFO is cleared when all data has been read. An
interrupt is asserted as long as R = 1 and RM = 1.
RA/FE
T
RAM
TM
Transition on RX when
in shutdown; framing
error when not in
shutdown
Transmit buffer is
empty
This is the RA (RX-transition) bit in shutdown, and the framing-error (FE) bit in
operating mode. RA is set if there has been a transition on RX since entering
shutdown. RA is cleared when the MAX3110E/MAX3111E exits shutdown. IRQ is
asserted when RA is set and RAM = 1.
FE is determined solely by the currently received data and is not stored in FIFO.
The FE bit is set if a zero is received when the first stop bit is expected. FE is
cleared upon receipt of the next properly framed character. IRQ is asserted
when FE is set and RAM = 1.
The T bit is set when the transmit buffer is ready to accept data. IRQ is asserted
low if TM = 1 and the transmit buffer becomes empty. This source is cleared on
the rising edge of SCLK’s 16th clock pulse when using a Read Data or Write
Data operation. CS’s rising edge during a Read Data operation. Although the
interrupt is cleared, poll T to determine transmit-buffer status.
UART Software Shutdown
When in software shutdown, the UART’s oscillator turns
off to reduce power dissipation. The UART enters shutdown by a software command (SHDNi bit = 1). The
software shutdown is entered upon completing the
transmission of the data in both the Transmit register
and the Transmit-Buffer register. The SHDNo bit is set
when the UART enters shutdown. The microcontroller
(µC) monitors the SHDNo bit to determine when the
UART is shut down and then shuts down the
RS-232 transceivers.
Software shutdown clears the receive FIFO, R, RA/FE,
D0r–D7r, Pr, and Pt registers and sets the T bit high.
Configuration bits (RM, TM, PM, RAM, IR, ST, PE, L,
B0–B3, and RTS) are programmable when SHDNo = 1
and CTS is also readable. Although RA is reset upon
entering shutdown, it goes high when any transitions
are detected on the RX pin. This allows the UART to
monitor activity on the receiver when in shutdown.
When taking the part out of software shutdown (SHDNi
= 0), the oscillator turns on when CS goes high. After
CS goes high, the oscillator typically takes about 25ms
to stabilize. Configure the UART after the oscillator has
stabilized by using a write configuration that clears all
registers but RTS and CTS. If a framing error occurs,
you may have not waited long enough for the oscillator
to stabilize.
The hardware shutdown affects only the RS-232 transceiver, and the software shutdown affects only the
UART. See the RS-232 Transceiver Hardware
Shutdown section.
Dual Charge-Pump Voltage Converter
The internal power supply consists of a regulated dual
charge pump that provides output voltages of +5.5V
(doubling charge pump) and -5.5V (inverting charge
pump), using a +3.3V supply (MAX3111E) or a +5V supply (MAX3110E). The charge pump operates in discontinuous mode; if the output voltages are less than 5.5V, the
charge pump is enabled, and if the output voltages
exceed 5.5V, the charge pump is disabled. Each charge
pump includes internal flying capacitors and reservoir
capacitors to generate the V+ and V- supplies.
______________________________________________________________________________________
21
MAX3110E/MAX3111E
Table 7. Interrupt Sources and Masks—Bit Descriptions
MAX3110E/MAX3111E
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
RS-232 Transmitters
The transmitters are inverting-level translators that convert CMOS-logic levels to ±5.0V EIA/TIA-232 levels. The
transmitters guarantee a 230kbps data rate with worstcase loads of 3kΩ in parallel with 1000pF, providing
compatibility with PC-to-PC communication software
(such as LapLink™). Transmitters can be paralleled
because the outputs are forced into a high-impedance
state when the device is in hardware shutdown
(SHDN = GND). The MAX3110E/MAX3111E permit the
outputs to be driven up to ±12V while in shutdown.
The transmitter inputs do not have pull-up resistors.
Connect unused inputs to GND or VCC.
RS-232 Receivers
The receivers convert RS-232 signals to CMOS-logic
output levels. The MAX3110E/MAX3111E receivers
have inverting outputs and are always active, even
when the part is in hardware (or software) shutdown.
RS-232 Transceiver Hardware Shutdown
Supply current falls to ICCSHDN(H) when in hardware
shutdown mode (SHDN = low). When shut down, the
device’s charge pumps are turned off, V+ is pulled
down to VCC, V- is pulled to ground, and the transmitter
outputs are disabled (high impedance). The time
required to exit shutdown is typically 100µs, as shown
in Figure 7. Connect SHDN to V CC if the shutdown
mode is not used. The UART software shutdown does
not affect the RS-232 transceiver.
±15kV ESD Protection
As with all Maxim devices, ESD-protection structures
are incorporated on all pins to protect against electrostatic discharges encountered during handling and
assembly. The driver outputs and receiver inputs of the
MAX3110E/MAX3111E have extra protection against
static electricity. Maxim’s engineers have developed
state-of-the-art structures to protect these pins against
ESD of ±15kV without damage. The ESD structures
withstand high ESD in all states: normal operation, shutdown, and powered down. After an ESD event, the
MAX3110E/MAX3111E keep working without latchup,
whereas competing RS-232 products can latch and
must be powered down to remove latchup.
ESD protection is tested in various ways; the transmitter
outputs and receiver inputs devices are characterized
for protection to the following limits:
• ±15kV using the Human Body Model
• ±8kV using the Contact-Discharge Method specified
in IEC 1000-4-2
•
22
±15kV using the Air-Gap Method specified in IEC
1000-4-2
5V/div
0
SHDN
T2OUT
2V/div
0
T1OUT
VCC = 3.3V
40μs/div
Figure 7. MAX3111E Transmitter Outputs Exiting Shutdown or
Powering Up
ESD Test Conditions
ESD performance depends on a variety of conditions.
Contact Maxim’s Quality Assurance (QA) group for a
reliability report that documents test setup, methodology, and results.
Human Body Model
Figure 8a shows the Human Body Model, and Figure
8b shows the current waveform it generates when discharged into a low impedance. This model consists of a
100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device
through a 1.5kΩ resistor.
IEC 1000-4-2
The IEC 1000-4-2 standard covers ESD testing and
performance of finished equipment; it does not specifically refer to integrated circuits. The MAX3110E/
MAX3111E help you design equipment that meets
Level 4 (the highest level) of IEC 1000-4-2 without the
need for additional ESD-protection components.
The major difference between tests done using the
Human Body Model and IEC1000-4-2 is higher peak
current in IEC 1000-4-2, because series resistance is
lower in the IEC 1000-4-2 model. Hence, the ESD that
withstands voltage measured to IEC 1000-4-2 is generally lower than that measured using the Human Body
Model. Figure 9a shows the IEC 1000-4-2 model, and
Figure 9b shows the current waveform for the ±8kV
IEC 1000-4-2 Level 4 ESD contact-discharge test.
LapLink is a trademark of Traveling Software.
______________________________________________________________________________________
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
RD
1500Ω
CHARGE-CURRENT
LIMIT RESISTOR
HIGHVOLTAGE
DC
SOURCE
Cs
100pF
IP 100%
90%
DISCHARGE
RESISTANCE
Ir
MAX3110E/MAX3111E
RC
1M
PEAK-TO-PEAK RINGING
(NOT DRAWN TO SCALE)
AMPERES
STORAGE
CAPACITOR
DEVICE
UNDER
TEST
36.8%
10%
0
0
Figure 8a. Human Body ESD Test Model
TIME
tRL
tDL
CURRENT WAVEFORM
Figure 8b. Human Body Model Current Waveform
I
100%
CHARGE-CURRENT
LIMIT RESISTOR
HIGHVOLTAGE
DC
SOURCE
Cs
150pF
90%
RD
330Ω
DISCHARGE
RESISTANCE
STORAGE
CAPACITOR
I PEAK
RC
50M to 100M
DEVICE
UNDER
TEST
10%
t r = 0.7ns to 1ns
t
30ns
60ns
Figure 9b. IEC 1000-4-2 ESD Generator Current Waveform
Figure 9a. IEC 1000-4-2 ESD Test Model
The air-gap test involves approaching the device with a
charged probe. The contact-discharge method connects
the probe to the device before the probe is energized.
Machine Model
The Machine Model for ESD tests all pins using a
200pF storage capacitor and zero discharge resistance. Its objective is to emulate the stress caused by
contact that occurs with handling and assembly during
manufacturing. Of course, all pins require this protection during manufacturing, not just RS-232 inputs and
outputs. Therefore, after PC board assembly, the
Machine Model is less relevant to I/O ports.
Applications Information
Crystals, Oscillators, and
Ceramic Resonators
The MAX3110E/MAX3111E include an oscillator circuit
derived from an external crystal oscillator for baud-rate
generation. For standard baud rates, use a 1.8432MHz
or 3.6864MHz crystal. The 1.8432MHz crystal results
in lower operating current; however, the 3.6864MHz
crystal may be more readily available in surface
mount.
______________________________________________________________________________________
23
MAX3110E/MAX3111E
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
Ceramic resonators are low-cost alternatives to crystals
and operate similarly, although the Q and accuracy are
lower. Some ceramic resonators are available with integral load capacitors, which can further reduce cost. The
tradeoff between crystals and ceramic resonators is in
initial-frequency accuracy and temperature drift. Keep
the total error in the baud-rate generator below 1% for
reliable operation with other systems. This is accomplished easily with a crystal and, in most cases, is
achieved with ceramic resonators. Table 8 lists different
types of crystals and resonators and their suppliers.
The MAX3110E/MAX3111E’s oscillator supports parallel-resonant mode crystals and ceramic resonators or
can be driven from an external clock source. Internally,
the oscillator consists of an inverting amplifier with its
input, X1, tied to its output, X2, by a bias network that
self-biases the inverter at approximately VCC/2. The
external feedback circuit, usually a crystal from X2 to X1,
provides 180° of phase shift, causing the circuit to oscillate. As shown in the Standard Application Circuit, the
crystal or resonator is connected between X1 and X2,
with the load capacitance for the crystal being the
series combination of C1 and C2. For example, for a
1.8432MHz crystal with a specified load capacitance of
11pF, use capacitors of 22pF on either side of the crystal
to ground. Series-resonant mode crystals have a slight
frequency error, typically oscillating 0.03% higher than
specified series-resonant frequency when operated in
parallel mode.
Note: It is very important to keep crystal, resonator, and
load-capacitor leads and traces as short and direct as
possible. Make the X1 and X2 trace lengths and ground
tracks short, with no intervening traces. This helps minimize parasitic capacitance and noise pickup in the
oscillator, and reduces EMI. Minimize capacitive loading on X2 to minimize supply current. The MAX3110E/
MAX3111E’s X1 input can be driven directly by an
external CMOS clock source. The trip level is approximately equal to VCC/2. Make no connection to X2 in this
mode. If a TTL or non-CMOS clock source is used, ACcouple it with a 10nF capacitor to X1. A 2V peak-topeak swing on the input is required for reliable
operation.
RS-232 Transmitter Outputs
Exiting Shutdown
Figure 7 shows two RS-232 transmitter outputs exiting
shutdown mode. As they become active, the two transmitter outputs are shown going to opposite RS-232 levels (one transmitter input is high; the other is low). Each
transmitter is loaded with 3kΩ in parallel with 2500pF.
The transmitter outputs display no ringing or undesirable transients as they come out of shutdown. Note that
the transmitters are enabled only when the magnitude
of V- exceeds approximately 3V.
Table 8. Component and Supplier List
DESCRIPTION
FREQUENCY
(MHz)
TYPICAL
C1, C2 (pF)
SUPPLIER
Through-Hole Crystal
(HC-49/U)
1.8432
25
ECS International, Inc.
ECS-18-13-1
913-782-7787
Through-Hole
Ceramic Resonator
1.8432
47
Murata North America
CSA1.84MG
800-831-9172
Through-Hole Crystal
(HC-49/US)
3.6864
33
ECS International, Inc.
ECS-36-18-4
913-782-7787
SMT Crystal
3.6864
39
ECS International, Inc.
ECS-36-20-5P
913-782-7787
SMT Ceramic
Resonator
3.6864
None
(integral)
AVX/Kyocera
PBRC-3.68B
803-448-9411
24
PART
NUMBER
______________________________________________________________________________________
PHONE
NUMBER
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
Interconnection with 3.3V and 5V Logic
The MAX3110E/MAX3111E can directly interface with
various 3.3V and 5V logic families, including ACT and
HCT CMOS. See Table 9 for more information on possible combinations of interconnections.
Typical Applications
The MAX3110E/MAX3111E each contain a UART, two
RS-232 drivers, and two RS-232 receivers in one package. The standard RS-232 typical operating circuit is
shown in Figure 13.
VCC
0.1μF
T1IN
5V/div
T1OUT
5V/div
VCC
C1+
V+
C1-
MAX3110E
MAX3111E
C2+
V-
C2-
5V/div
R1OUT
T_ OUT
T_ IN
2μs/div
R_ IN
R_ OUT
5k
VCC
SHDN
VCC = 3.3V (MAX3111E), VCC = 5.0V (MAX3110E)
Figure 12. Loopback Test Result at 250kbps
1000pF
VCC
232 ACTIVE
SHDN
232 SHUTDOWN
VCC
GND
Figure 10. Loopback Test Circuit
X2
100k
μP
5V/div
T1IN
X1
5V/div
T1OUT
V+
IRQ
DIN
DOUT
SCLK
CS
TX
T1IN
RTS
T2IN
VC1+
MAX3110E
MAX3111E
C1C2+
C2T1OUT
T2OUT
RX
5V/div
R1OUT
R1OUT
RS-232 I/O
R1IN
CTS
2μs/div
VCC = 3.3V (MAX3111E), VCC = 5.0V (MAX3110E)
Figure 11. Loopback Test Result at 120kbps
R2OUT
R2IN
GND
Figure 13. RS-232 Typical Operating Circuit
______________________________________________________________________________________
25
MAX3110E/MAX3111E
High Data Rates
The MAX3110E/MAX3111E maintain the RS-232 ±5.0V
minimum transmitter output-voltage specification even
at the highest guaranteed data rate. Figure 10 shows a
transmitter loopback test circuit. Figure 11 shows a
loopback test result at 120kbps, and Figure 12 shows
the same test at 250kbps. For Figure 11, both transmitters are driven simultaneously at 120kbps into an RS232 receiver in parallel with 1000pF. For Figure 12, a
single transmitter is driven at 250kbps, and both transmitters are loaded with an RS-232 receiver in parallel
with 1000pF.
MAX3110E/MAX3111E
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
Table 9. Logic-Family Compatibility with
Various Supply Voltages
LOGIC
POWER-SUPPLY
VOLTAGE
(V)
VCC SUPPLY
VOLTAGE
(V)
COMPATIBILITY
5
(MAX3110E)
5
Compatible with all
TTL and CMOS families
3.3
(MAX3111E)
3.3
Compatible with all
CMOS families
3.3
Compatible with ACT
and HCT CMOS, and
with AC, HC, or
CD4000 CMOS
5
(MAX3111E)
An IR and RS-232 typical operating circuit is shown in
Figure 14. Since the MAX3110E/MAX3111E’s internal
UART has IrDA capability, a standard IR transceiver
(the MAX3120) can be used to provide the IrDA communication. The two-driver/two-receiver RS-232 transceiver can be used with a software UART to provide
RS-232 communication.
9-Bit Networks
The MAX3110E/MAX3111E support a common multidrop communication technique referred to as 9-bit
mode. In this mode, the parity bit is set to indicate a
message that contains a header with a destination
address. The MAX3110E/MAX3111E’s parity mask can
be set to generate interrupts for this condition.
Operating a network in this mode reduces the processing overhead of all nodes by enabling the slave controllers to ignore most message traffic. This relieves the
remote processor to handle more useful tasks.
VCC
232 ACTIVE
SHDN
232 SHUTDOWN
VCC
MAX3120
100k
IRQ
DIN
DOUT
SCLK
CS
μP
NON-IrDA TX
UART
RX
T1IN
UART
IN
IrDA
MODE
TX
TXD
IrDA
I/O
RX
RXD
X1
MAX3110E
MAX3111E
X2
T1OUT
R1OUT
R1IN
R2OUT
R2IN
RS-232 I/O
CTS
RTS
T2IN
T2OUT
C1+
V+
C1-
VC2+
GND
C2-
Figure 14. IR and RS-232 Typical Operating Circuit
26
______________________________________________________________________________________
SIR IrDA Mode
The MAX3110E/MAX3111E’s IrDA mode can be used
to communicate with other IrDA SIR-compatible
devices or to reduce power consumption in opto-isolated applications.
In IrDA mode, a bit period is shortened to 3/16 of a
baud period (1.61µs at 115,200 baud). A data zero is
transmitted as a pulse of light (TX pin = logic low, RX
pin = logic high), as shown in Figure 15.
In receive mode, the RX signal’s sampling is done
halfway into the transmission of a high level. The sampling is done once (instead of three times, as in normal
mode). The MAX3110E/MAX3111E ignore pulses shorter than approximately 1/16 of the baud period. The
IrDA device that is communicating with the MAX3110E/
MAX3111E must be set to transmit pulses at 3/16 of the
baud period. For compatibility with other IrDA devices,
set the format to 8-bit data, one stop, no parity. For
more detailed information on SIR IrDA mode, refer to
the MAX3100 data sheet.
STOP
1
0
1
0
0
1
1
0
1
1
0
1
0
0
1
1
0
1
IrDA
TX
NORMAL
RX
0
DATA BITS
STOP
IrDA
RX
START
The parity/9th-bit interrupt is controlled only by the data
in the receive register and is not affected by data in the
FIFO, so the most effective use of the parity/9th-bit
interrupt is with FIFO disabled. With the FIFO disabled,
received non-address words can be ignored and not
even read from the UART. For more detailed information on 9-bit mode, refer to the MAX3100 data sheet.
NORMAL UART
TX
UART FRAME
Figure 15. IrDA Timing
Layout and Power-Supply
_____________________Considerations
The MAX3110E/MAX3111E require basic layout techniques and fundamental power supply considerations.
The minimum requirements include: (1) placing a 1µF
ceramic bypass capacitor as close as possible to VCC,
preferably right next to the VCC lead or on the opposite
side of the PCB directly below the VCC lead; (2) using
an internal ground plane within the PCB, returning all
circuit grounds to this ground plane, or using a ‘star’
ground technique where all circuit grounds are
returned to a common ground point at the ‘GND’ lead
of the IC; 3) ensuring that the power source to the IC
has a low inductive path and is high-frequency
bypassed to absorb ESD events with significant
changes in the supply voltage.
______________________________________________________________________________________
27
MAX3110E/MAX3111E
In 9-bit mode, the MAX3110E/MAX3111E is set up with
eight bits plus parity. The parity bit in all normal messages is clear but is set in an address-type message.
The MAX3110E/MAX3111E’s parity-interrupt mask generates an interrupt on high parity when enabled. When
the master sends an address message with the parity
bit set, all MAX3110E/MAX3111E nodes issue an interrupt. All nodes then retrieve the received byte to compare to their assigned address. Once addressed, the
node continues to process each received byte. If the
node was not addressed, it ignores all message traffic
until a new address is sent out by the master.
START
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
MAX3110E/MAX3111E
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
Listing 1. Outline for a MAX3110E/MAX3111E Software Driver
This is a C-language outline of an interrupt-driven software driver that interfaces
to a MAX3110E/MAX3111E, providing an intermediate layer between the bit-manipulation
subroutine and the familiar PutChar / GetChar subroutines.
User must supply code for managing the transmit and receive queues, as well as the
low-level hardware interface itself. The interrupt control hardware must be
initialized before this driver is called.
char is an 8 bit character.
int is a 16 bit unsigned integer.
& is the bitwise Boolean AND operator.
| is the bitwise Boolean OR operator.
/* High level interface routine to put a character to the MAX3110E/MAX3111E. */
PutChar ( char c )
{
EnQueue ( txqueue, c );
/* enable the transmit-buffer-empty interrupt */
config = config | 0x0800; /* set the TM bit */
config = config | 0xC000; /* set bits 15 and 14 */
MAX3110E/MAX3111E ( config );
}
/* High level interface routine to get a character from the MAX3110E/MAX3111E.
** Wait for a character to be received, if necessary.
*/
char GetChar ( )
{
while ( IsQueueEmpty ( rxqueue ) )
/* wait for data to be received */ ;
return DeQueue ( rxqueue );
}
/* Configure the MAX3110E/MAX3111E with the specified baud rate. */
ConfigureMAX3110E/MAX3111E ( int baud_rate_index )
{
baud_rate_index = baud_rate_index & 0x000F; /* restrict to a 4 bit field */
config = 0xC400 + baud_rate_index; /* enable received data interrupt */
MAX3110E/MAX3111E ( config );
}
/* private variable that stores the configuration settings for the MAX3110E/MAX3111E
*/
int config;
/* Low level communication routine between the computer and the MAX3110E/MAX3111E.
** This is a PRIVATE routine to be used only within the driver software.
*/
int MAX3110E/MAX3111E ( int mosi )
{
int miso;
/* this is interface-specific.
** Transmit 16 bits of master-out, slave-in data, MSB first,
** while simultaneously receiving 16 bits of master-in, slave-out data.
** If and SPI hardware interface is available, use (CPOL=0,CPHA=0) mode.
** Lacking specialized hardware, just set and clear I/O bits to generate
** the waveform in figures 2 and 3 in the MAX3110E/MAX311E data sheet.
*/
return miso; /* return 16 bits of master-in, slave-out data, MSB first */
}
28
______________________________________________________________________________________
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
MAX3110E/MAX3111E
Listing 1. Outline for a MAX3110E/MAX3111E Software Driver (continued)
/* This driver needs a txqueue transmit-data queue and a rxqueue receive-data queue.
** These can be ring buffers or any other kind of first-in, first-out data queue.
*/
EnQueue ( queue , char )
char DeQueue ( queue )
true/false IsQueueEmpty ( queue )
/* Interrupt service routine called when the MAX3110EMAX3111E's INT pin falls to a
low level.
** This is a PRIVATE routine to be used only within the driver software.
*/
ServiceMAX3110E/MAX3111Eint ( )
{
int rxdata;
int txdata;
char c;
/* issue a READ DATA command to discover the cause of the interrupt */
rxdata = MAX3110E/MAX3111E ( 0 );
if ( rxdata & 0x8000 ) /* the R bit = 1 */
{
c = rxdata & 0x00FF; /* get the received character data */
EnQueue ( rxqueue, c );
}
if ( rxdata & 0x4000 ) /* the T bit = 1 */
{
if ( IsQueueEmpty ( txqueue ) )
{
/* mask the transmit-buffer-empty interrupt */
config = config & ~ 0x0800; /* clear the TM bit */
config = config | 0xC000; /* set bits 15 and 14 */
MAX3110E/MAX3111E ( config );
}
else /* transmit some data */
{
/* issue a WRITE DATA command */
txdata = DeQueue ( txqueue );
c = txdata & 0x00FF; /* get the transmit character */
MAX3110E/MAX3111E ( 0x8000 | c );
}
}
} /* end of ServiceMAX3110E/MAX3111Eint */
______________________________________________________________________________________
29
MAX3110E/MAX3111E
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
Ordering Information
PART
TEMP. RANGE
PINPACKAGE
TOP VIEW
VCC
(V)
MAX3110EEWI -40°C to +85°C
MAX3110EENI -40°C to +85°C
28 Wide SO
28 Plastic DIP
5
5
MAX3111ECWI
28 Wide SO
28 Plastic DIP
28 Wide SO
28 Plastic DIP
3.3
3.3
3.3
3.3
0°C to +70°C
MAX3111ECNI
0°C to +70°C
MAX3111EEWI -40°C to +85°C
MAX3111EENI -40°C to +85°C
Pin Configuration
28 T2OUT
R2IN 1
27 GND
R2OUT 2
T2IN 3
26 V-
T1IN 4
25 C224 C2+
R1OUT 5
R1IN 6
T1OUT 7
Chip Information
VCC 8
TRANSISTOR COUNT: 7977
MAX3110E
MAX3111E
23 C122 C1+
21 V+
X2 9
20 SHDN
X1 10
19 IRQ
CTS 11
18 CS
RTS 12
17 SCLK
RX 13
16 DOUT
TX 14
15 DIN
Narrow DIP/Wide SO
Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in the
package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the
package regardless of RoHS status.
30
PACKAGE TYPE
PACKAGE CODE
DOCUMENT NO.
28 Wide SO
—
21-0042
28 Plastic DIP
—
21-0043
______________________________________________________________________________________
SPI/MICROWIRE-Compatible UART and ±15kV ESDProtected RS-232 Transceivers with Internal Capacitors
REVISION
NUMBER
REVISION
DATE
0
7/99
1
12/05
DESCRIPTION
PAGES
CHANGED
Initial release.
—
Added the soldering temperature to the Absolute Maximum Ratings.
2
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 31
© 2005 Maxim Integrated Products
Maxim is a registered trademark of Maxim Integrated Products, Inc.
MAX3110E/MAX3111E
Revision History