0 /
SLUS362A – FEBRUARY 1997 – REVISED NOVEMBER 2000
Complies With SPI-2 and SPI-3 Standards
2.75-V to 7-V Operation
1.8-pF Channel Capacitance during
–650-mA Sourcing Current for Termination
+400-mA Sinking Current for Active
Negation Drivers
Trimmed Termination Current to 4%
Trimmed Impedance to 7%
Current Limit and Thermal Shutdown
Disconnect
0.5-µA Supply Current in Disconnect Mode
110-Ω/2.5-kΩ Programmable Termination
Completely Meets SCSI Hot Plugging
Protection
description
The UCC5610 provides 18 lines of active termination for a SCSI (small computer systems interface) parallel
bus. The SCSI standard recommends active termination at both ends of the cable.
The UCC5610 is ideal for high performance 3.3-V SCSI systems. The key features contributing to such low
operating voltage are the 0.1-V drop-out regulator and the 2.75-V reference. During disconnect the supply
current is typically only 0.5 µA, which makes the IC attractive for battery powered systems.
The UCC5610 is designed with an ultralow-channel capacitance of 1.8 pF, which eliminates effects on signal
integrity from disconnected terminators at interim points on the bus.
The UCC5610 can be programmed for either a 110-Ω or 2.5-kΩ termination. The 110-Ω termination is used for
standard SCSI bus lengths and the 2.5-kΩ termination is typically used in short bus applications. When driving
the TTL compatible DISCNCT pin directly, the 110-Ω termination is connected when the DISCNCT pin is driven
low, and disconnected when driven high. When the DISCNCT pin is driven through an impedance between
80 kΩ and 150 kΩ, the 2.5-kΩ termination is connected when the DISCNCT pin is driven low, and disconnected
when driven high.
block diagram
3
UDG-94128-1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2000, Texas Instruments Incorporated
"%&($*"&% ") +((%* ) & '+#"*"&% *
(&+*) &%&($ *& )'""*"&%) '( *! *($) & -) %)*(+$%*)
)*%( ,((%*. (&+*"&% '(&))"% &) %&* %))("#. "%#+
*)*"% & ## '($*()
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
SLUS362A – FEBRUARY 1997 – REVISED NOVEMBER 2000
description (continued)
The power amplifier output stage allows the UCC5610 to source full termination current and sink active negation
current when all termination lines are actively negated.
The UCC5610 is pin for pin compatible with Unitrode’s other 18-line SCSI terminators, allowing lower
capacitance and lower voltage upgrades to existing systems. The UCC5610, as with all Unitrode terminators,
is completely hot-pluggable and appears as high impedance at the terminating channels with VTRMPWR = 0 V
or open.
Internal circuit trimming is utilized, first to trim the 110-Ω termination impedance to a 7% tolerance, and then most
importantly, to trim the output current to a 4% tolerance, which maximizes noise margin.
Other features include thermal shutdown and current limit.
This device is offered in low thermal resistance versions of the industry standard 28-pin wide body SOIC and
28-pin PLCC.
DWP PACKAGE
TOP VIEW
28
27
26
25
24
23
22
21
20
19
18
17
16
15
LINE11
LINE10
REG
TRMPWR
LINE9
LINE8
LINE7
1
2
3
4
5
6
7
8
9
10
11
12
13
14
GND
LINE18
LINE17
LINE16
LINE15
LINE14
GND*
GND*
GND*
LINE13
LINE12
LINE11
LINE10
REG
LINE12
LINE13
LINE14
LINE15
LINE16
LINE17
LINE18
5
4
3 2 1 28 27 26
25
6
24
7
23
8
22
9
21
10
20
11
19
12 13 14 15 16 17 18
* DWP package pin 28 serves as signal ground;
pins 7, 8, 9, 20, 21, 22 serve as heatsink/ground.
* QP package pins 12-18 serve as both heatsink
and signal ground.
AVAILABLE OPTIONS
PACKAGED DEVICES
TJ
0°C to 70°C
SOIC (DWP)
PLCC (QP)
UCC5610DWP
UCC5610QP
† Available tape and reeled. Add TR suffix to device type to order quantities of 1000 devices per reel.
2
LINE6
LINE5
LINE4
LINE3
LINE2
LINE1
DISCNCT
GND*
GND*
GND*
GND*
GND*
GND*
GND*
DISCNCT
LINE1
LINE2
LINE3
LINE4
LINE5
GND*
GND*
GND*
LINE6
LINE7
LINE8
LINE9
TRMPWR
QP PACKAGE
TOP VIEW
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLUS362A – FEBRUARY 1997 – REVISED NOVEMBER 2000
absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Termpwr voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Signal line voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to 7 V
Regulator output current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Self-regulating
Storage temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°Cto 150°C
Operating temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55°C to 150°C
Lead temperature (soldering, 10 Sec.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
‡ Unless otherwise specified all voltages are with respect to Ground. Currents are positive into, negative out of the specified terminal. Consult
Packaging Section of Interface Products Data Book (TI Literature Number SLUD002) for thermal limitations and considerations of packages.
recommended operating conditions
Termpwr voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.75 V to 5.25 V
Signal line voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to 5 V
Disconnect input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to Termpwr
electrical characteristics, these specifications apply for TA = 0°C to 70°C, TRMPWR = 3.3 V,
DISCNCT = 0 V, RDISCNCT = 0 Ω TA = TJ, (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Supply Current Section
Termpwr supply current
Power down mode
All termination lines = open
1
2
mA
All termination lines = 0.2 V
415
455
mA
DISCNCT = termpwr
0.5
5
µA
110
117.7
Ω
Output Section (110 Ω – Terminator Lines)
Terminator impedance
See Note 4
Output high voltage
See Note 1
Max output current
102.3
VLINE = 0.2 V,
VLINE = 0.2 V
TJ = 25°C
VLINE = 0.2 V,
See Note 1
TRMPWR = 3 V,
VLINE = 0.2 V,
VLINE = 0.5 V
TRMPWR = 3 V,
2.5
2.7
3.0
–25.4
–23
–22.1
mA
V
–25.4
–23
–21
mA
TJ = 25°C
–25.4
–23
–20.2
mA
See Note 1
–25.4
–23
–19
mA
–22.4
mA
Output leakage
DISCNCT = 2.4 V, TRMPWR = 0 V to 5.25 V
10
400
nA
Output capacitance
DISCNCT = 2.4 V, See Note 2,
DWP package
1.8
2.5
pF
See Note 3,
Output Section (2.5 kΩ – Terminator Lines) (RDISCNCT = 80 kΩ)
Terminator impedance
2
2.5
3
kΩ
2.5
2.7
3.0
V
–1.4
–1
–0.7
mA
–1.5
–1
–0.6
mA
DISCNCT = 2.4 V, TRMPWR = 0 to 5.25 V
10
400
nA
DISCNCT = 2.4 V
DWP package
1.8
2.5
pF
Output high voltage
TRMPWR = 3 V,
See Note 1
Max output current
VLINE = 0.2 V
VLINE = 0.2 V,
TRMPWR = 3 V,
Output leakage
Output capacitance
NOTES: 1.
2.
3.
4.
See Note 2,
See Note 1
See Note 3,
Measuring each termination line while other 17 are low (0.2 V).
Ensured by design. Not production tested.
Output capacitance is measured at 0.5 V.
Tested by measuring IOUT with VOUT = 0.2 V and VOUT = VREG – 0.1 V then calculating the impedance.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
SLUS362A – FEBRUARY 1997 – REVISED NOVEMBER 2000
electrical characteristics, these specifications apply for TA = 0°C to 70°C, TRMPWR = 3.3 V,
DISCNCT = 0 V, RDISCNCT = 0 Ω TA = TJ, (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Regulator Section
Regulator output voltage
5.25 V > TRMPWR > 3 V
2.5
2.7
3.0
V
Drop out voltage
All termination lines = 0.2 V
Short circuit current
Sinking current capability
VREG = 0 V
VREG = 3 V
0.1
0.2
–800
–650
–450
mA
Thermal shutdown
See Note 2
200
400
170
800
mA
°C
Thermal shutdown hysteresis
See Note 2
10
°C
V
Disconnect Section
Disconnect threshold
RDISCNCT = 0 & 80 kΩ
Input current
DISCNCT = 0 V
0.8
1.5
2.0
V
30
50
µA
NOTES: 2. Ensured by design. Not production tested.
APPLICATION INFORMATION
UDG-94130
Figure 1. Typical SCSI Bus Configurations Utilizing a UCC5610 Device
4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 2000, Texas Instruments Incorporated