FAIRCHILD FIN1002

Revised February 2002
FIN1002
LVDS 1-Bit High Speed Differential Receiver
General Description
Features
This single receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS)
technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal
levels. LVDS provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high
speed transfer of clock or data.
■ Greater than 400Mbs data rate
The FIN1002 can be paired with its companion driver, the
FIN1001, or with any other LVDS driver.
■ Fail safe protection for open-circuit and non-driven,
shorted or terminated conditions
■ 3.3V power supply operation
■ 0.4ns maximum pulse skew
■ 2.5ns maximum propagation delay
■ Bus pin ESD (HBM) protection exceeds 10kV
■ Power-Off over voltage tolerant input and output
■ High impedance output at VCC < 1.5V
■ Meets or exceeds the TIA/EIA-644 LVDS standard
■ 5-Lead SOT23 package saves space
Ordering Code:
Order Number
Package Number
Package Description
FIN1002M5
MA05B
5-Lead SOT23, JEDEC MO-178, 1.6mm [250 Units on Tape and Reel]
FIN1002M5X
MA05B
5-Lead SOT23, JEDEC MO-178, 1.6mm [3000 Units on Tape and Reel]
Pin Descriptions
Pin Name
Connection Diagram
Description
ROUT
LVTTL Data Output
RIN+
Non-inverting Driver Input
RIN−
Inverting Driver Input
VCC
Power Supply
GND
Pin Assignment for SOT package
Ground
NC
No Connect
Top View
Function Table
Input
Outputs
RIN+
RIN−
L
H
L
H
L
H
ROUT
Fail Safe Condition
H
H = HIGH Logic Level
L = LOW Logic Level
Fail Safe = Open, Shorted, Terminated
© 2002 Fairchild Semiconductor Corporation
DS500730
www.fairchildsemi.com
FIN1002 LVDS 1-Bit High Speed Differential Receiver
February 2002
FIN1002
Absolute Maximum Ratings(Note 1)
Supply Voltage (VCC)
−0.5V to +4.6V
DC Input Voltage (RIN+, RIN−)
−0.5V to +4.6V
DC Output Voltage (DOUT)
Recommended Operating
Conditions
Supply Voltage (VCC)
−0.5V to +6V
DC Output Current (IO)
16 mA
Storage Temperature Range (TSTG)
Voltage (|VID|)
100mV to VCC
150°C
Common-mode Input
260°C
Operating Temperature (TA)
Lead Temperature (TL)
(Soldering, 10 seconds)
0 to VCC
Magnitude of Differential
−65°C to +150°C
Max Junction Temperature (TJ)
3.0V to 3.6V
Input Voltage (VIN)
(0V + |VID| /2) to (2.4 − |VID|/2)
Voltage (VIC)
−40°C to +85°C
ESD (Human Body Model)
All Pins
8kV
LVDS pins to GND
10kV
ESD (Machine Model)
400V
Note 1: The “Absolute Maximum Ratings”: are those values beyond which
damage to the device may occur. The databook specifications should be
met, without exception, to ensure that the system design is reliable over its
power supply, temperature and output/input loading variables. Fairchild
does not recommend operation of circuits outside databook specification.
DC Electrical Characteristics
Over supply voltage and operating temperature ranges, unless otherwise specified
Symbol
Parameter
Min
Test Conditions
Typ
Max
(Note 2)
Units
VTH
Differential Input Threshold HIGH
See Figure 1; VIC = +0.05V, 1.2V, or 2.35V
VTL
Differential Input Threshold LOW
See Figure 1; VIC = +0.05V, 1.2V, or 2.35V
IIN
Input Current
VIN = 0V or VCC
±20
µA
II(OFF)
Power-OFF Input Current
VCC = 0V, VIN = 0V or 3.6V
±20
µA
VOH
Output HIGH Voltage
IOH = −100 µA
100
−100
VOL
Output LOW Voltage
mV
VCC − 0.2
3.3
2.4
3.1
IOH = −8 mA
V
IOH = 100 µA
0.0
0.2
IOL = 8 mA
0.16
0.5
−1.5
mV
V
VIK
Input Clamp Voltage
IIK = −18 mA
ICC
Power Supply Current
(RIN+ = 1V and RIN− = 1.4V), or
CIN
Input Capacitance
VCC = 3.3V
2.3
pF
COUT
Output Capacitance
VCC = 0V
2.8
pF
0.8
4
(RIN+ = 1.4V and RIN− = 1V)
V
7
mA
Note 2: All typical values are at TA = 25°C and with VCC = 3.3V.
AC Electrical Characteristics
Over supply voltage and operating temperature ranges, unless otherwise specified
Symbol
Parameter
Test Conditions
Min
Typ
Max
(Note 3)
Units
tPLH
Propagation Delay LOW-to-HIGH
0.9
1.5
2.5
ns
tPHL
Propagation Delay HIGH-to-LOW
0.9
1.5
2.5
ns
tTLH
Output Rise Time (20% to 80%)
|VID| = 400 mV, CL = 10 pF
0.6
ns
tTHL
Output Fall Time (80% to 20%)
See Figure 1 and Figure 2
0.5
ns
tSK(P)
Pulse Skew |tPLH - tPHL|
tSK(PP)
Part-to-Part Skew (Note 4)
0.02
0.4
ns
1.0
ns
Note 3: All typical values are at TA = 25°C and with VCC = 3.3V.
Note 4: tSK(PP) is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction
(either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.
www.fairchildsemi.com
2
FIN1002
Note A: All input pulses have frequency = 10MHz, tR or tF = 1ns
Note B: CL includes all probe and fixture capacitances
FIGURE 1. Differential Receiver Voltage Definitions and Propagation Delay and Transition Time Test Circuit
FIGURE 2. LVDS Input to LVTTL Output AC Waveforms
3
www.fairchildsemi.com
FIN1002
DC / AC Typical Performance Curves
FIGURE 3. Output High Voltage vs.
Power Supply Voltage
FIGURE 4. Output Low Voltage vs.
Power Supply Voltage
FIGURE 5. Output Short Circuit Current vs.
Power Supply Voltage
FIGURE 6. Power Supply Current vs.
Frequency
FIGURE 7. Power Supply Current vs.
Ambient Temperature
FIGURE 8. Differential Propagation Delay
Power Supply Voltage
www.fairchildsemi.com
4
FIGURE 9. Differential Propagation Delay vs.
Ambient Temperature
FIN1002
DC / AC Typical Performance Curves
(Continued)
FIGURE 10. Differential Skew vs.
Power Supply Voltage
FIGURE 11. Differential Skew vs.
Ambient Temperature
FIGURE 12. Differential Propagation Delay vs.
Differential Input Voltage
FIGURE 13. Differential Propagation Delay vs.
Common-Mode Voltage
FIGURE 14. Transition Time vs.
Power Supply Voltage
5
www.fairchildsemi.com
FIN1002
DC / AC Typical Performance Curves
FIGURE 15. Transition Time vs.
Ambient Temperature
FIGURE 16. Differential Propagation Delay vs.
Load
FIGURE 18. Transition Time vs.
Load
FIGURE 17. Differential Propagation Delay vs.
Load
FIGURE 20. Power Supply Current vs.
Power Supply Voltage
FIGURE 19. Transition Time vs.
Load
www.fairchildsemi.com
(Continued)
6
FIN1002 LVDS 1-Bit High Speed Differential Receiver
Physical Dimensions inches (millimeters) unless otherwise noted
5-Lead SOT23, JEDEC MO-178, 1.6mm
Package Number MA05B
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
2. A critical component in any component of a life support
device or system whose failure to perform can be reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
user.
www.fairchildsemi.com
7
www.fairchildsemi.com