ALTERA PIN_AA23

1
CONTENTS
Chapter 1
DE2‐115 Package ............................................................................... 4
1.1 Package Contents .......................................................................................................................................4
1.2 The DE2-115 Board Assembly ...................................................................................................................5
1.3 Getting Help ...............................................................................................................................................6
Chapter 2
Introduction of the Altera DE2‐115 Board .......................................... 7
2.1 Layout and Components.............................................................................................................................7
2.2 Block Diagram of the DE2-115 Board .......................................................................................................9
2.3 Power-up the DE2-115 Board ..................................................................................................................12
Chapter 3
DE2‐115 Control Panel ..................................................................... 14
3.1 Control Panel Setup..................................................................................................................................14
3.2 Controlling the LEDs, 7-segment Displays and LCD Display ..............................................................16
3.3 Switches and Push-buttons .......................................................................................................................18
3.4 SDRAM/SRAM/EEPROM/Flash Controller and Program-mer ..............................................................19
3.5 USB Monitoring .......................................................................................................................................21
3.6 PS/2 Device ..............................................................................................................................................22
3.7 SD Card ....................................................................................................................................................23
3.8 RS-232 Communication ...........................................................................................................................23
3.9 VGA .........................................................................................................................................................24
3.10 HSMC.....................................................................................................................................................25
3.11 IR Receiver .............................................................................................................................................26
3.12 Overall Structure of the DE2-115 Control Panel....................................................................................27
Chapter 4
Using the DE2‐115 Board ................................................................. 29
4.1 Configuring the Cyclone IV E FPGA.......................................................................................................29
4.2 Using Push-buttons and Switches ............................................................................................................32
1
4.3 Using LEDs ..............................................................................................................................................34
4.4 Using the 7-segment Displays ..................................................................................................................36
4.5 Clock Circuitry .........................................................................................................................................38
4.6 Using the LCD Module ............................................................................................................................39
4.7 High Speed Mezzanine Card ....................................................................................................................40
4.8 Using the Expansion Header ....................................................................................................................45
4.9 Using 14-pin General Purpose I/O Connector..........................................................................................50
4.10 Using VGA.............................................................................................................................................51
4.11 Using the 24-bit Audio CODEC .............................................................................................................53
4.12 RS-232 Serial Port..................................................................................................................................54
4.13 PS/2 Serial Port ......................................................................................................................................55
4.14 Gigabit Ethernet Transceiver ..................................................................................................................56
4.15 TV Decoder ............................................................................................................................................59
4.16 Implementing a TV Encoder ..................................................................................................................60
4.17 Using the USB Interface.........................................................................................................................61
4.18 Using IR .................................................................................................................................................62
4.19 Using SRAM/SDRAM/FLASH/EEPROM/SD Card .............................................................................63
Chapter 5
DE2‐115 System Builder................................................................... 70
5.1 Introduction ..............................................................................................................................................70
5.2 General Design Flow................................................................................................................................70
5.3 Using DE2-115 System Builder ...............................................................................................................71
Chapter 6
Examples of Advanced Demonstrations ........................................... 77
6.1 DE2-115 Factory Configuration ...............................................................................................................77
6.2 TV Box Demonstration ............................................................................................................................78
6.3 USB Paintbrush ........................................................................................................................................80
6.4 USB Device ..............................................................................................................................................82
6.5 A Karaoke Machine ..................................................................................................................................84
6.6 SD Card Demonstration ...........................................................................................................................86
6.7 SD Card Music Player ..............................................................................................................................89
6.8 PS/2 Mouse Demonstration......................................................................................................................93
2
6.9 IR Receiver Demonstration ......................................................................................................................96
6.10 Music Synthesizer Demonstration........................................................................................................100
6.11 Audio Recording and Playing...............................................................................................................103
6.12 Web Server Demonstration...................................................................................................................106
Chapter 7
Appendix ....................................................................................... 115
7.1 Revision History..................................................................................................................................... 115
7.2 Copyright Statement ............................................................................................................................... 115
3
Chapter 1
DE2-115 Package
The DE2-115 package contains all components needed to use the DE2-115 board in conjunction
with a computer that runs the Microsoft Windows OS.
1.1 Package Contents
Figure 1-1 shows a photograph of the DE2-115 package.
Figure 1-1 The DE2-115 package contents
The DE2-115 package includes:
•
•
•
•
The DE2-115 board.
USB Cable for FPGA programming and control.
DE2-115 System CD containing the DE2-115 documentation and supporting materials,
including the User Manual, the Control Panel, System Builder and Altera Monitor Program
utility, reference designs and demonstrations, device datasheets, tutorials, and a set of laboratory
exercises.
CD-ROMs containing Altera’s Quartus® II Web Edition and the Nios® II Embedded Design
Suit Evaluation Edition software.
4
•
•
•
•
Bag of six rubber (silicon) covers for the DE2-115 board stands. The bag also contains some
extender pins, which can be used to facilitate easier probing with testing equipment of the
board’s I/O expansion headers.
Clear plastic cover for the board.
12V DC desktop power supply.
Remote controller
1.2 T he DE2-115 Board Assembly
To assemble the included stands for the DE2-115 board:
•
•
Assemble a rubber (silicon) cover, as shown in Figure 1-2, for each of the six copper stands on
the DE2-115 board
The clear plastic cover provides extra protection, and is mounted over the top of the board by
using additional stands and screws
Figure 1-2 The feet for the DE2-115 board
5
1.3 Getting Help
Here are the addresses where you can get help if you encounter any problem:
•
Altera Corporation
101 Innovation Drive San Jose, California, 95134 USA
Email: university@altera.com
•
Terasic Technologies
No. 356, Sec. 1, Fusing E. Rd. Jhubei City, HsinChu County, Taiwan, 302
Email: support@terasic.com
Tel.: +886-3-550-8800
Web: DE2-115.terasic.com
6
Chapter 2
Introduction of the Altera DE2-115 Board
This chapter presents the features and design characteristics of the DE2-115 board.
2.1 Layout and Components
A photograph of the DE2-115 board is shown in Figure 2-1 and Figure 2-2. It depicts the layout of
the board and indicates the location of the connectors and key components.
Figure 2-1 The DE2-115 board (top view)
7
Figure 2-2 The DE2-115 board (bottom view)
The DE2-115 board has many features that allow users to implement a wide range of designed
circuits, from simple circuits to various multimedia projects.
The following hardware is provided on the DE2-115 board:
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Altera Cyclone® IV 4CE115 FPGA device
Altera Serial Configuration device – EPCS64
USB Blaster (on board) for programming; both JTAG and Active Serial (AS) programming
modes are supported
2MB SRAM
Two 64MB SDRAM
8MB Flash memory
SD Card socket
4 Push-buttons
18 Slide switches
18 Red user LEDs
9 Green user LEDs
50MHz oscillator for clock sources
24-bit CD-quality audio CODEC with line-in, line-out, and microphone-in jacks
VGA DAC (8-bit high-speed triple DACs) with VGA-out connector
TV Decoder (NTSC/PAL/SECAM) and TV-in connector
2 Gigabit Ethernet PHY with RJ45 connectors
USB Host/Slave Controller with USB type A and type B connectors
RS-232 transceiver and 9-pin connector
PS/2 mouse/keyboard connector
IR Receiver
2 SMA connectors for external clock input/output
8
•
•
•
One 40-pin Expansion Header with diode protection
One High Speed Mezzanine Card (HSMC) connector
16x2 LCD module
In addition to these hardware features, the DE2-115 board has software support for standard I/O
interfaces and a control panel facility for accessing various components. Also, the software is
provided for supporting a number of demonstrations that illustrate the advanced capabilities of the
DE2-115 board.
In order to use the DE2-115 board, the user has to be familiar with the Quartus II software. The
necessary knowledge can be acquired by reading the tutorials “Getting Started with Altera’s DE2-115
Board” (tut_initialDE2-115.pdf) and “Quartus II Introduction” (which exists in three versions based on the design
entry method used, namely Verilog, VHDL or schematic entry). These tutorials are provided in the directory
DE2_115_tutorials on the DE2-115 System CD that accompanies the DE2-115 kit and can also be found on
Terasic’s DE2-115 web pages.
2.2 Block Diagram of the DE2-115 Board
Figure 2-3 gives the block diagram of the DE2-115 board. To provide maximum flexibility for the
user, all connections are made through the Cyclone IV E FPGA device. Thus, the user can configure
the FPGA to implement any system design.
Figure 2-3 Block Diagram of DE2-115
9
Following is more detailed information about the blocks in Figure 2-3:
FPGA device
•
•
•
•
•
Cyclone IV EP4CE115F29 device
114,480 LEs
432 M9K memory blocks
3,888 Kbits embedded memory
4 PLLs
FPGA configuration
•
•
•
JTAG and AS mode configuration
EPCS64 serial configuration device
On-board USB Blaster circuitry
Memory devices
•
•
•
•
128MB (32Mx32bit) SDRAM
2MB (1Mx16) SRAM
8MB (4Mx16) Flash with 8-bit mode
32Kb EEPROM
SD Card socket
•
Provides SPI and 4-bit SD mode for SD Card access
Connectors
•
•
•
•
Two Ethernet 10/100/1000 Mbps ports
High Speed Mezzanine Card (HSMC)
Configurable I/O standards (voltage levels:3.3/2.5/1.8/1.5V)
USB type A and B
o Provide host and device controllers compliant with USB 2.0
o Support data transfer at full-speed and low-speed
o PC driver available
10
•
40-pin expansion port
o Configurable I/O standards (voltage levels:3.3/2.5/1.8/1.5V)
•
VGA-out connector
o VGA DAC (high speed triple DACs)
•
•
DB9 serial connector for RS-232 port with flow control
PS/2 mouse/keyboard
Clock
•
•
Three 50MHz oscillator clock inputs
SMA connectors (external clock input/output)
Audio
•
•
24-bit encoder/decoder (CODEC)
Line-in, line-out, and microphone-in jacks
Display
•
16x2 LCD module
Switches and indicators
•
•
•
18 slide switches and 4 push-buttons switches
18 red and 9 green LEDs
Eight 7-segment displays
Other features
•
•
Infrared remote-control receiver module
TV decoder (NTSC/PAL/SECAM) and TV-in connector
11
Power
•
•
Desktop DC input
Switching and step-down regulators LM3150MH
2.3 Power-up the DE2-115 Board
The DE2-115 board comes with a preloaded configuration bit stream to demonstrate some features
of the board. This bit stream also allows users to see quickly if the board is working properly. To
power-up the board perform the following steps:
1.
Connect the provided USB cable from the host computer to the USB Blaster connector on the
DE2-115 board. For communication between the host and the DE2-115 board, it is necessary
to install the Altera USB Blaster driver software. If this driver is not already installed on the
host computer, it can be installed as explained in the tutorial “Getting Started with Altera's
DE2-115 Board ” (tut_initialDE2-115.pdf). This tutorial is available in the directory
DE2_115_tutorials on the DE2-115 System CD.
2.
Turn off the power by pressing the red ON/OFF switch before connecting the 12V adapter to
the DE2-115 board.
3.
Connect a VGA monitor to the VGA port on the DE2-115 board.
4.
Connect your headset to the line-out audio port on the DE2-115 board.
5.
Turn the RUN/PROG switch (SW19) on the left edge of the DE2-115 board to RUN position;
the PROG position is used only for the AS Mode programming.
6.
Recycle the power by turning the red power switch on the DE2-115 board OFF and ON again .
At this point you should observe the following:
•
•
•
•
•
•
All user LEDs are flashing
All 7-segment displays are cycling through the numbers 0 to F
The LCD display shows “Welcome to the Altera DE2-115”
The VGA monitor displays the image shown in Figure 2-4
Set the slide switch SW17 to the DOWN position; you should hear a 1-kHz sound. Be careful of
the very loud volume for avoiding any discomfort
Set the slide switch SW17 to the UP position and connect the output of an audio player to the
line-in connector on the DE2-115 board; on your speaker or headset you should hear the music
played from the audio player (MP3, PC, iPod, or the like)
12
•
You can also connect a microphone to the microphone-in connector on the DE2-115 board; your
voice will be mixed with the music playing on the audio player
Figure 2-4
The default VGA output pattern
13
Chapter 3
DE2-115 Control Panel
The DE2-115 board comes with a Control Panel facility that allows users to access various
components on the board from a host computer. The host computer communicates with the board
through a USB connection. The facility can be used to verify the functionality of components on the
board or be used as a debug tool while developing RTL code.
This chapter first presents some basic functions of the Control Panel, then describes its structure in
block diagram form, and finally describes its capabilities.
3.1 Control Panel Setup
The Control Panel Software Utility is located in the directory
“DE2_115_tools/DE2_115_control_panel” in the DE2-115 System CD. It's free of installation, just
copy the whole folder to your host computer and launch the control panel by executing the
“DE2_115_ControlPanel.exe”. (Windows 7 64-bit Users: If an error message that shows a missing
jtag_client.dll file (cannot find jtag_client.dll) while the Control Panel is commencing, users should
re-launch the DE4_ControlPanel.exe from the following directory
(/DE2_115_tools/DE2_115_control_panel/win7_64bits))
Specific control circuit should be downloaded to your FPGA board before the control panel can
request it to perform required tasks. The program will call Quartus II tools to download the control
circuit to the FPGA board through USB-Blaster[USB-0] connection.
To activate the Control Panel, perform the following steps:
1.
Make sure Quartus II 10.0 or later version is installed successfully on your PC.
2.
Set the RUN/PROG switch to the RUN position.
3.
Connect the supplied USB cable to the USB Blaster port, connect the 12V power supply, and
turn the power switch ON.
4.
Start the executable DE2_115_ControlPanel.exe on the host computer. The Control Panel user
interface shown in Figure 3-1 will appear.
14
5.
The DE2_115_ControlPanel.sof bit stream is loaded automatically as soon as the
DE2_115_control_panel.exe is launched.
6.
In case the connection is disconnected, click on CONNECT where the .sof will be re-loaded
onto the board.
7.
Note, the Control Panel will occupy the USB port until you close that port; you cannot use Quartus II to
download a configuration file into the FPGA until the USB port is closed.
8.
The Control Panel is now ready for use; experience it by setting the ON/OFF status for some
LEDs and observing the result on the DE2-115 board.
Figure 3-1 The DE2-115 Control Panel
The concept of the DE2-115 Control Panel is illustrated in Figure 3-2. The “Control Circuit” that
performs the control functions is implemented in the FPGA board. It communicates with the
Control Panel window, which is active on the host computer, via the USB Blaster link. The
graphical interface is used to issue commands to the control circuit. It handles all requests and
performs data transfers between the computer and the DE2-115 board.
15
Figure 3-2
The DE2-115 Control Panel concept
The DE2-115 Control Panel can be used to light up LEDs, change the values displayed on
7-segment and LCD displays, monitor buttons/switches status, read/write the SDRAM, SRAM,
EEPROM and Flash Memory, monitor the status of an USB device, communicate with the PS/2
mouse, output VGA color pattern to VGA monitor, verify functionality of HSMC connector I/Os,
communicate with PC via RS-232 interface and read SD Card specification information. The
feature of reading/writing a word or an entire file from/to the Flash Memory allows the user to
develop multimedia applications (Flash Audio Player, Flash Picture Viewer) without worrying about
how to build a Memory Programmer.
3.2 Controlling the LEDs, 7-segment Displays and LCD
Display
A simple function of the Control Panel is to allow setting the values displayed on LEDs, 7-segment
displays, and the LCD character display.
Choosing the LED tab leads to the window in Figure 3-3. Here, you can directly turn the LEDs on
or off individually or by clicking “Light All” or “Unlight All”.
16
Figure 3-3
Controlling LEDs
Choosing the 7-SEG tab leads to the window shown in Figure 3-4. From the window, directly use
the left-right arrows to control the 7-SEG patterns on the DE2-115 board which are updated
immediately. Note that the dots of the 7-SEGs are not enabled on DE2-115 board.
Figure 3-4 Controlling 7-SEG display
17
Choosing the LCD tab leads to the window in Figure 3-5. Text can be written to the LCD display
by typing it in the LCD box then pressing the Set button.
Figure 3-5
Controlling the LCD display
The ability to set arbitrary values into simple display devices is not needed in typical design
activities. However, it gives the user a simple mechanism for verifying that these devices are
functioning correctly in case a malfunction is suspected. Thus, it can be used for troubleshooting
purposes.
3.3 Switches and Push-buttons
Choosing the Switches tab leads to the window in Figure 3-6. The function is designed to monitor
the status of slide switches and push-buttons in real time and show the status in a graphical user
interface. It can be used to verify the functionality of the slide switches and push-buttons.
18
Figure 3-6
Monitoring switches and buttons
The ability to check the status of push-button and slide switch is not needed in typical design
activities. However, it provides users a simple mechanism for verifying if the buttons and switches
are functioning correctly. Thus, it can be used for troubleshooting purposes.
3.4 SDRAM/SRAM/EEPROM/Flash Controller and Programmer
The Control Panel can be used to write/read data to/from the SDRAM, SRAM, EEPROM, and
Flash chips on the DE2-115 board. As an example, we will describe how the SDRAM may be
accessed; the same approach is used to access the SRAM, EEPROM, and Flash. Click on the
Memory tab and select “SDRAM” to reach the window in Figure 3-7.
19
Figure 3-7 Accessing the SDRAM
A 16-bit word can be written into the SDRAM by entering the address of the desired location,
specifying the data to be written, and pressing the Write button. Contents of the location can be read
by pressing the Read button. Figure 3-7 depicts the result of writing the hexadecimal value 06CA
into offset address 200, followed by reading the same location.
The Sequential Write function of the Control Panel is used to write the contents of a file into the
SDRAM as follows:
1.
Specify the starting address in the Address box.
2.
Specify the number of bytes to be written in the Length box. If the entire file is to be loaded,
then a checkmark may be placed in the File Length box instead of giving the number of bytes.
3.
To initiate the writing process, click on the Write a File to Memory button.
4.
When the Control Panel responds with the standard Windows dialog box asking for the source
file, specify the desired file in the usual manner.
The Control Panel also supports loading files with a .hex extension. Files with a .hex extension are
ASCII text files that specify memory values using ASCII characters to represent hexadecimal
values. For example, a file containing the line
0123456789ABCDEF
Defines eight 8-bit values: 01, 23, 45, 67, 89, AB, CD, EF. These values will be loaded
consecutively into the memory.
20
The Sequential Read function is used to read the contents of the SDRAM and fill them into a file as
follows:
1.
Specify the starting address in the Address box.
2.
Specify the number of bytes to be copied into the file in the Length box. If the entire contents
of the SDRAM are to be copied (which involves all 128 Mbytes), then place a checkmark in
the Entire Memory box.
3.
Press Load Memory Content to a File button.
4.
When the Control Panel responds with the standard Windows dialog box asking for the
destination file, specify the desired file in the usual manner.
Users can use the similar way to access the SRAM, EEPROM and Flash. Please note that users
need to erase the Flash before writing data to it.
3.5 USB Monitoring
The Control Panel provides users a USB monitoring tool which monitors the status of the USB
devices connected to the USB port on the DE2-115 board. By plugging in a USB device to the USB
host port of the board, the device type is displayed on the control window. Figure 3-8 shows a USB
mouse plugged into the host USB port.
Figure 3-8
USB Mouse Monitoring Tool
21
3.6 PS/2 Device
The Control Panel provides users a PS/2 monitoring tool which monitors the real-time status of a
PS/2 mouse connected to the DE2-115 board. The movement of the mouse and the status of the
three buttons will be shown in the graphical and text interface. The mouse movement is translated
as a position (x,y) with range from (0,0)~(1023,767). This function can be used to verify the
functionality of the PS/2 connection.
Follow the steps below to exercise the PS/2 Mouse Monitoring tool:
1.
Choosing the PS/2 tab leads to the window in Figure 3-9.
2.
Plug a PS/2 mouse to the PS/2 port on the DE2-115 board.
3.
Press the Start button to start the PS/2 mouse monitoring process, and the button caption is
changed from Start to Stop. In the monitoring process, the status of the PS/2 mouse is updated
and shown in the Control Panel’s GUI window in real-time. Press Stop to terminate the
monitoring process.
Figure 3-9 PS/2 Mouse Monitoring Tool
22
3.7 SD Card
The function is designed to read the identification and specification information of the SD Card.
The 4-bit SD MODE is used to access the SD Card. This function can be used to verify the
functionality of the SD Card Interface. Follow the steps below to exercise the SD Card:
1.
Choosing the SD Card tab leads to the window in Figure 3-10.
2.
Insert an SD Card to the DE2-115 board, and then press the Read button to read the SD Card.
The SD Card’s identification, specification, and file format information will be displayed in the
control window.
Figure 3-10 Reading the SD Card Identification and Specification
3.8 RS-232 Communication
The Control Panel allows users to verify the operation of the RS-232 serial communication interface
on the DE2-115. The setup is established by connecting a RS-232 9-pin male to female cable from
the PC to the RS-232 port where the Control Panel communicates to the terminal emulator software
on the PC, or vice versa. Alternatively, a RS-232 loopback cable can also be used if you do not wish
to use the PC to verify the test. The Receive terminal window on the Control Panel monitors the
serial communication status. Follow the steps below to initiate the RS-232 communication:
23
1.
Choosing the RS-232 tab leads to the window in Figure 3-11.
2.
Plug in a RS-232 9-pin male to female cable from PC to RS-232 port or a RS-232 loopback
cable directly to RS-232 port.
3.
The RS-232 settings are provided below in case a connection from the PC is used:
•
•
•
•
•
4.
Baud Rate: 115200
Parity Check Bit: None
Data Bits: 8
Stop Bits: 1
Flow Control (CTS/RTS): ON
To begin the communication, enter specific letters followed by clicking Send. During the
communication process, observe the status of the Receive terminal window to verify its
operation.
Figure 3-11 RS-232 Serial Communication
3.9 VGA
DE2-115 Control Panel provides VGA pattern function that allows users to output color pattern to
LCD/CRT monitor using the DE2-115 board. Follow the steps below to generate the VGA pattern
function:
24
1.
Choosing the VGA tab leads to the window in Figure 3-12.
2.
Plug a D-sub cable to VGA connector of the DE2-115 board and LCD/CRT monitor.
3.
The LCD/CRT monitor will display the same color pattern on the control panel window.
4.
Click the drop down menu shown in Figure 3-12 where you can output the selected color
individually.
Figure 3-12 Controlling VGA display
3.10 HSMC
Select the HSMC tab to reach the window shown in Figure 3-13. This function is designed to verify
the functionality of the signals located on the HSMC connector. Before running the HSMC
loopback verification test, follow the instruction noted under the Loopback Installation section and
click on Verify. Please note to turn off the DE2-115 board before the HSMC loopback adapter is
installed to prevent any damage to the board.
The HSMC loopback adapter is not provided in the kit package but can be purchased through the
website below:
(http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=78&No=495)
25
Figure 3-13 HSMC loopback verification test performed under Control Panel
3.11 IR Receiver
From the control panel, we can test the IR receiver on the DE2-115 by sending scan code from a
remote controller. Figure 3-14 depicts the IR receiver window when the IR tab is pressed. When the
scan code is received, the information will be displayed on the IR Receiver window represented in
hexadecimal. Also, the pressed button on the remote controller will be indicated on the graphic of
remote controller on the IR receiver window. Note that there exists several encoding form among
different brands of remote controllers. Only the remote controller comes with the kit is confirmed to
be compatible with this software.
26
Figure 3-14 Testing the IR receiver using remote controller
3.12 Overall Str ucture of the DE2-115 Control Panel
The DE2-115 Control Panel is based on a Nios II SOPC system instantiated in the Cyclone IV E
FPGA with software running on the on-chip memory. The software part is implemented in C code;
the hardware part is implemented in Verilog HDL code with SOPC builder. The source code is not
available on the DE2_115 System CD.
To run the Control Panel, users should make the configuration according to Section 3.1. Figure
3-15 depicts the structure of the Control Panel. Each input/output device is controlled by the Nios II
Processor instantiated in the FPGA chip. The communication with the PC is done via the USB
Blaster link. The Nios II interprets the commands sent from the PC and performs the corresponding
actions.
27
Figure 3-15 The block diagram of the DE2-115 control panel
28
Chapter 4
Using the DE2-115 Board
This chapter gives instructions for using the DE2-115 board and describes each of its peripherals.
4.1 Configuring the Cyclone IV E FPGA
The procedure for downloading a circuit from a host computer to the DE2-115 board is described in
the tutorial Quartus II Introduction. This tutorial is found in the DE2_115_tutorials folder on the
DE2-115 System CD. The user is encouraged to read the tutorial first, and treat the information
below as a short reference.
The DE2-115 board contains a serial configuration device that stores configuration data for the
Cyclone IV E FPGA. This configuration data is automatically loaded from the configuration device
into the FPGA every time while power is applied to the board. Using the Quartus II software, it is
possible to reconfigure the FPGA at any time, and it is also possible to change the non-volatile data
that is stored in the serial configuration device. Both types of programming methods are described
below.
1.
JTAG programming: In this method of programming, named after the IEEE standards Joint
Test Action Group, the configuration bit stream is downloaded directly into the Cyclone IV E
FPGA. The FPGA will retain this configuration as long as power is applied to the board; the
configuration information will be lost when the power is turned off.
2.
AS programming: In this method, called Active Serial programming, the configuration bit
stream is downloaded into the Altera EPCS64 serial configuration device. It provides
non-volatile storage of the bit stream, so that the information is retained even when the power
supply to the DE2-115 board is turned off. When the board’s power is turned on, the
configuration data in the EPCS64 device is automatically loaded into the Cyclone IV E FPGA.
„ JTAG Chain on DE2-115 Board
To use JTAG interface for configuring FPGA device, the JTAG chain on DE2-115 must form a
close loop that allows Quartus II programmer to detect FPGA device. Figure 4-1 illustrates the
JTAG chain on DE2-115 board. Shorting pin1 and pin2 on JP3 can disable the JTAG signals on
29
HSMC connector that will form a close JTAG loop chain on DE2-115 board (See Figure 4-2). Thus,
only the on board FPGA device (Cyclone IV E) will be detected by Quartus II programmer. If users
want to include another FPGA device or interface containing FPGA device in the chain via HSMC
connector, short pin2 and pin3 on JP3 to enable the JTAG signal ports on the HSMC connector.
Figure 4-1 The JTAG chain on DE2-115 board
Figure 4-2
The JTAG chain configuration header
The sections below describe the steps used to perform both JTAG and AS programming. For both
methods the DE2-115 board is connected to a host computer via a USB cable. Using this connection,
the board will be identified by the host computer as an Altera USB Blaster device. The process for
installing on the host computer the necessary software device driver that communicates with the
USB Blaster is described in the tutorial “Getting Started with Altera’s DE2-115 Board”
(tut_initialDE2-115.pdf). This tutorial is available on the DE2-115 System CD.
30
„ Configuring the FPGA in JTAG Mode
Figure 4-3 illustrates the JTAG configuration setup. To download a configuration bit stream into
the Cyclone IV E FPGA, perform the following steps:
•
•
•
•
Ensure that power is applied to the DE2-115 board
Configure the JTAG programming circuit by setting the RUN/PROG slide switch (SW19) to the
RUN position (See Figure 4-4)
Connect the supplied USB cable to the USB Blaster port on the DE2-115 board (See Figure
2-1)
The FPGA can now be programmed by using the Quartus II Programmer to select a
configuration bit stream file with the .sof filename extension
Figure 4-3
The JTAG configuration scheme
Figure 4-4 The RUN/PROG switch (SW19) is set in JTAG mode
31
„ Configuring the EPCS64 in AS Mode
Figure 4-5 illustrates the AS configuration setup. To download a configuration bit stream into the
EPCS64 serial configuration device, perform the following steps:
•
•
•
•
•
Ensure that power is applied to the DE2-115 board.
Connect the supplied USB cable to the USB Blaster port on the DE2-115 board (See Figure
4-5)
Configure the JTAG programming circuit by setting the RUN/PROG slide switch (SW19) to the
PROG position.
The EPCS64 chip can now be programmed by using the Quartus II Programmer to select a
configuration bit stream file with the .pof filename extension.
Once the programming operation is finished, set the RUN/PROG slide switch back to the RUN
position and then reset the board by turning the power switch off and back on; this action causes
the new configuration data in the EPCS64 device to be loaded into the FPGA chip.
Figure 4-5 The AS configuration scheme
4.2 Using Push-buttons and Switches
The DE2-115 board provides four push-button switches as shown in Figure 4-6. Each of these
switches is debounced using a Schmitt Trigger circuit, as indicated in Figure 4-7. The four outputs
called KEY0, KEY1, KEY2, and KEY3 of the Schmitt Trigger devices are connected directly to the
Cyclone IV E FPGA. Each push-button switch provides a high logic level when it is not pressed,
and provides a low logic level when depressed. Since the push-button switches are debounced, they
are appropriate for using as clock or reset inputs in a circuit.
32
Figure 4-6
Connections between the push-button and Cyclone IV E FPGA
Pushbutton depressed
Pushbutton released
Before
Debouncing
Schmitt Trigger
Debounced
Figure 4-7 Switch debouncing
There are also 18 slide switches on the DE2-115 board (See Figure 4-8). These switches are not
debounced, and are assumed for use as level-sensitive data inputs to a circuit. Each switch is
connected directly to a pin on the Cyclone IV E FPGA. When the switch is in the DOWN position
(closest to the edge of the board), it provides a low logic level to the FPGA, and when the switch is
in the UP position it provides a high logic level.
33
Figure 4-8
Connections between the slide switches and Cyclone IV E FPGA
4.3 Using LEDs
There are 27 user-controllable LEDs on the DE2-115 board. Eighteen red LEDs are situated above
the 18 Slide switches, and eight green LEDs are found above the push-button switches (the 9th
green LED is in the middle of the 7-segment displays). Each LED is driven directly by a pin on the
Cyclone IV E FPGA; driving its associated pin to a high logic level turns the LED on, and driving
the pin low turns it off. Figure 4-9 shows the connections between LEDs and Cyclone IV E FPGA.
Figure 4-9
Connections between the LEDs and Cyclone IV E FPGA
A list of the pin names on the Cyclone IV E FPGA that are connected to the slide switches is given
in Table 4-1. Similarly, the pins used to connect to the push-button switches and LEDs are
displayed in Table 4-2 and Table 4-3, respectively.
34
Table 4-1
Signal Name
SW[0]
SW[1]
SW[2]
SW[3]
SW[4]
SW[5]
SW[6]
SW[7]
SW[8]
SW[9]
SW[10]
SW[11]
SW[12]
SW[13]
SW[14]
SW[15]
SW[16]
SW[17]
FPGA Pin No.
PIN_AB28
PIN_AC28
PIN_AC27
PIN_AD27
PIN_AB27
PIN_AC26
PIN_AD26
PIN_AB26
PIN_AC25
PIN_AB25
PIN_AC24
PIN_AB24
PIN_AB23
PIN_AA24
PIN_AA23
PIN_AA22
PIN_Y24
PIN_Y23
Table 4-2
Signal Name
KEY[0]
KEY[1]
KEY[2]
KEY[3]
Pin Assignments for Slide Switches
Description
Slide Switch[0]
Slide Switch[1]
Slide Switch[2]
Slide Switch[3]
Slide Switch[4]
Slide Switch[5]
Slide Switch[6]
Slide Switch[7]
Slide Switch[8]
Slide Switch[9]
Slide Switch[10]
Slide Switch[11]
Slide Switch[12]
Slide Switch[13]
Slide Switch[14]
Slide Switch[15]
Slide Switch[16]
Slide Switch[17]
Pin Assignments for Push-buttons
FPGA Pin No.
PIN_M23
PIN_M21
PIN_N21
PIN_R24
Table 4-3
Signal Name
LEDR[0]
LEDR[1]
LEDR[2]
LEDR[3]
LEDR[4]
LEDR[5]
LEDR[6]
LEDR[7]
LEDR[8]
LEDR[9]
LEDR[10]
LEDR[11]
LEDR[12]
LEDR[13]
LEDR[14]
FPGA Pin No.
PIN_G19
PIN_F19
PIN_E19
PIN_F21
PIN_F18
PIN_E18
PIN_J19
PIN_H19
PIN_J17
PIN_G17
PIN_J15
PIN_H16
PIN_J16
PIN_H17
PIN_F15
I/O Standard
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Description
Push-button[0]
Push-button[1]
Push-button[2]
Push-button[3]
I/O Standard
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Pin Assignments for LEDs
Description
LED Red[0]
LED Red[1]
LED Red[2]
LED Red[3]
LED Red[4]
LED Red[5]
LED Red[6]
LED Red[7]
LED Red[8]
LED Red[9]
LED Red[10]
LED Red[11]
LED Red[12]
LED Red[13]
LED Red[14]
35
I/O Standard
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
LEDR[15]
LEDR[16]
LEDR[17]
LEDG[0]
LEDG[1]
LEDG[2]
LEDG[3]
LEDG[4]
LEDG[5]
LEDG[6]
LEDG[7]
LEDG[8]
PIN_G15
PIN_G16
PIN_H15
PIN_E21
PIN_E22
PIN_E25
PIN_E24
PIN_H21
PIN_G20
PIN_G22
PIN_G21
PIN_F17
LED Red[15]
LED Red[16]
LED Red[17]
LED Green[0]
LED Green[1]
LED Green[2]
LED Green[3]
LED Green[4]
LED Green[5]
LED Green[6]
LED Green[7]
LED Green[8]
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
4.4 Using the 7-segment Displays
The DE2-115 Board has eight 7-segment displays. These displays are arranged into two pairs and a
group of four, behaving the intent of displaying numbers of various sizes. As indicated in the
schematic in Figure 4-10, the seven segments (common anode) are connected to pins on Cyclone
IV E FPGA. Applying a low logic level to a segment will light it up and applying a high logic level
turns it off.
Each segment in a display is identified by an index from 0 to 6, with the positions given in Figure
4-10. Table 4-4 shows the assignments of FPGA pins to the 7-segment displays.
Figure 4-10 Connections between the 7-segment display HEX0 and Cyclone IV E FPGA
Table 4-4
Signal Name
HEX0[0]
HEX0[1]
HEX0[2]
HEX0[3]
HEX0[4]
Pin Assignments for 7-segment Displays
FPGA Pin No.
PIN_G18
PIN_F22
PIN_E17
PIN_L26
PIN_L25
Description
Seven Segment Digit 0[0]
Seven Segment Digit 0[1]
Seven Segment Digit 0[2]
Seven Segment Digit 0[3]
Seven Segment Digit 0[4]
36
I/O Standard
2.5V
2.5V
2.5V
Depending on JP7
Depending on JP7
HEX0[5]
HEX0[6]
HEX1[0]
HEX1[1]
HEX1[2]
HEX1[3]
HEX1[4]
HEX1[5]
HEX1[6]
HEX2[0]
HEX2[1]
HEX2[2]
HEX2[3]
HEX2[4]
HEX2[5]
HEX2[6]
HEX3[0]
HEX3[1]
HEX3[2]
HEX3[3]
HEX3[4]
HEX3[5]
HEX3[6]
HEX4[0]
HEX4[1]
HEX4[2]
HEX4[3]
HEX4[4]
HEX4[5]
HEX4[6]
HEX5[0]
HEX5[1]
HEX5[2]
HEX5[3]
HEX5[4]
HEX5[5]
HEX5[6]
HEX6[0]
HEX6[1]
HEX6[2]
HEX6[3]
HEX6[4]
HEX6[5]
HEX6[6]
HEX7[0]
HEX7[1]
PIN_J22
PIN_H22
PIN_M24
PIN_Y22
PIN_W21
PIN_W22
PIN_W25
PIN_U23
PIN_U24
PIN_AA25
PIN_AA26
PIN_Y25
PIN_W26
PIN_Y26
PIN_W27
PIN_W28
PIN_V21
PIN_U21
PIN_AB20
PIN_AA21
PIN_AD24
PIN_AF23
PIN_Y19
PIN_AB19
PIN_AA19
PIN_AG21
PIN_AH21
PIN_AE19
PIN_AF19
PIN_AE18
PIN_AD18
PIN_AC18
PIN_AB18
PIN_AH19
PIN_AG19
PIN_AF18
PIN_AH18
PIN_AA17
PIN_AB16
PIN_AA16
PIN_AB17
PIN_AB15
PIN_AA15
PIN_AC17
PIN_AD17
PIN_AE17
Seven Segment Digit 0[5]
Seven Segment Digit 0[6]
Seven Segment Digit 1[0]
Seven Segment Digit 1[1]
Seven Segment Digit 1[2]
Seven Segment Digit 1[3]
Seven Segment Digit 1[4]
Seven Segment Digit 1[5]
Seven Segment Digit 1[6]
Seven Segment Digit 2[0]
Seven Segment Digit 2[1]
Seven Segment Digit 2[2]
Seven Segment Digit 2[3]
Seven Segment Digit 2[4]
Seven Segment Digit 2[5]
Seven Segment Digit 2[6]
Seven Segment Digit 3[0]
Seven Segment Digit 3[1]
Seven Segment Digit 3[2]
Seven Segment Digit 3[3]
Seven Segment Digit 3[4]
Seven Segment Digit 3[5]
Seven Segment Digit 3[6]
Seven Segment Digit 4[0]
Seven Segment Digit 4[1]
Seven Segment Digit 4[2]
Seven Segment Digit 4[3]
Seven Segment Digit 4[4]
Seven Segment Digit 4[5]
Seven Segment Digit 4[6]
Seven Segment Digit 5[0]
Seven Segment Digit 5[1]
Seven Segment Digit 5[2]
Seven Segment Digit 5[3]
Seven Segment Digit 5[4]
Seven Segment Digit 5[5]
Seven Segment Digit 5[6]
Seven Segment Digit 6[0]
Seven Segment Digit 6[1]
Seven Segment Digit 6[2]
Seven Segment Digit 6[3]
Seven Segment Digit 6[4]
Seven Segment Digit 6[5]
Seven Segment Digit 6[6]
Seven Segment Digit 7[0]
Seven Segment Digit 7[1]
37
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP7
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
HEX7[2]
HEX7[3]
HEX7[4]
HEX7[5]
HEX7[6]
PIN_AG17
PIN_AH17
PIN_AF17
PIN_AG18
PIN_AA14
Seven Segment Digit 7[2]
Seven Segment Digit 7[3]
Seven Segment Digit 7[4]
Seven Segment Digit 7[5]
Seven Segment Digit 7[6]
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
3.3V
4.5 Clock Circuitr y
The DE2-115 board includes one oscillator that produces 50 MHz clock signal. A clock buffer is
used to distribute 50 MHz clock signal with low jitter to FPGA. The distributing clock signals are
connected to the FPGA that are used for clocking the user logic. The board also includes two SMA
connectors which can be used to connect an external clock source to the board or to drive a clock
signal out through the SMA connector. In addition, all these clock inputs are connected to the phase
locked loops (PLL) clock input pins of the FPGA to allow users to use these clocks as a source
clock for the PLL circuit.
The clock distribution on the DE2-115 board is shown in Figure 4-11. The associated pin
assignments for clock inputs to FPGA I/O pins are listed in Table 4-5.
Figure 4-11 Block diagram of the clock distribution
Table 4-5 Pin Assignments for Clock Inputs
Signal Name
CLOCK_50
CLOCK2_50
CLOCK3_50
SMA_CLKOUT
SMA_CLKIN
FPGA Pin No.
PIN_Y2
PIN_AG14
PIN_AG15
PIN_AE23
PIN_AH14
Description
50 MHz clock input
50 MHz clock input
50 MHz clock input
External (SMA) clock output
External (SMA) clock input
38
I/O Standard
3.3V
3.3V
Depending on JP6
Depending on JP6
3.3V
4.6 Using the LCD Module
The LCD module has built-in fonts and can be used to display text by sending appropriate
commands to the display controller called HD44780. Detailed information for using the display is
available in its datasheet, which can be found on the manufacturer’s website, and from the
DE2_115_datasheets\LCD folder on the DE2-115 System CD. A schematic diagram of the LCD
module showing connections to the Cyclone IV E FPGA is given in Figure 4-12. The associated pin
assignments appear in Table 4-6.
Figure 4-12 Connections between the LCD module and Cyclone IV E FPGA
*(1): Note the current LCD modules used on DE2-115 boards do not have backlight.
Therefore the LCD_BLON signal should not be used in users’ design projects.
Table 4-6
Pin Assignments for LCD Module
Signal Name
FPGA Pin No. Description
LCD_DATA[7]
LCD_DATA[6]
LCD_DATA[5]
LCD_DATA[4]
LCD_DATA[3]
PIN_M5
PIN_M3
PIN_K2
PIN_K1
PIN_K7
LCD Data[7]
LCD Data[6]
LCD Data[5]
LCD Data[4]
LCD Data[3]
39
I/O
Standard
3.3V
3.3V
3.3V
3.3V
3.3V
LCD_DATA[2]
LCD_DATA[1]
LCD_DATA[0]
LCD_EN
LCD_RW
LCD_RS
LCD_ON
LCD_BLON
PIN_L2
PIN_L1
PIN_L3
PIN_L4
PIN_M1
PIN_M2
PIN_L5
PIN_L6
LCD Data[2]
3.3V
LCD Data[1]
3.3V
LCD Data[0]
3.3V
LCD Enable
3.3V
LCD Read/Write Select, 0 = Write, 1 = Read
3.3V
LCD Command/Data Select, 0 = Command, 1 = Data 3.3V
LCD Power ON/OFF
3.3V
LCD Back Light ON/OFF
3.3V
4.7 High Speed Mezzanine Card
The DE2-115 development board contains a HSMC interface to provide a mechanism for extending
the peripheral-set of a FPGA host board by means of add-on cards. This can address today’s high
speed signaling requirement as well as low-speed device interface support. The HSMC interface
support JTAG, clock outputs and inputs, high speed LVDS and single-ended signaling. The HSMC
connector connects directly to the Cyclone IV E FPGA with 82 pins. Signals HSMC_SDA and
HSMC_SCLK share the same bus with the respected signals I2C_SDA and I2C_SCL of the
WM8731 audio ship and ADV7180 TV decoder chip. Table 4-7 shows the maximum power
consumption of the daughter card that connects to HSMC port.
Table 4-7
Power Supply of the HSMC
Supplied Voltage
Max. Current Limit
12V
1A
3.3V
1.5A
(1).Note the current levels indicated in Table 4-7 are based on 50% resource consumption.
If the HSMC interface is utilized with design resources exceeding 50%, please notify our support
(support@terasic.com).
(2).If the HSMC loopback adapter is mounted, the I2C_SCL will be directly routed back to
I2C_SDA. Because audio chip, TV decoder chip and HSMC share one I2C bus, therefore audio
and video chip won’t function correctly.
The voltage level of the I/O pins on the HSMC connector can be adjusted to 3.3V, 2.5V, 1.8V, or
1.5V using JP7 (The default setting is 2.5V, see Figure 4-13). Because the HSMC I/Os are
connected to Bank 5 & 6 of the FPGA and the VCCIO voltage (VCCIO5 & VCCIO6) of these
banks are controlled by the header JP7, users can use a jumper to select the input voltage of
VCCIO5 & VCCIO6 to 3.3V, 2.5V, 1.8V, and 1.5V to control the voltage level of the I/O pins.
Table 4-8 lists the jumper settings of the JP7.
40
Figure 4-13 HSMC VCCIO supply voltage setting header
Table 4-8
JP7 Jumper Settings
Short Pins 1 and 2
Short Pins 3 and 4
Short Pins 5 and 6
Short Pins 7 and 8
Jumper Settings for different I/O Standards
Supplied Voltage to VCCIO5 & VCCIO6
1.5V
1.8V
2.5V
3.3V
IO Voltage of HSMC Connector (JP8)
1.5V
1.8V
2.5V (Default)
3.3V
Note: Users that connect a daughter card on the HSMC connector need to pay close
attention on the I/O standard between DE2-115 HSMC connector pins and daughter card system.
For example, if the I/O standard of HSMC pins on DE2-115 board is set to 1.8V, a daughter card
with 3.3V I/O standard may not work properly on DE2-115 board due to I/O standard mismatch.
Additionally, when LVDS is used as the I/O standard of the HSMC connector, the LVDS receivers
need to assemble a 100 Ohm resistor between two input signals for each pairs as shown in Figure
4-14. Table 4-9 shows all the pin assignments of the HSMC connector.
41
Figure 4-14 LVDS interface on HSMC connector and Cyclone IV E FPGA
Table 4-9 Pin Assignments for HSMC connector
Signal Name
FPGA Pin
HSMC_CLKIN0
No.
PIN_AH15
HSMC_CLKIN_N1
PIN_J28
HSMC_CLKIN_N2
PIN_Y28
HSMC_CLKIN_P1
PIN_J27
HSMC_CLKIN_P2
PIN_Y27
HSMC_CLKOUT0
PIN_AD28
HSMC_CLKOUT_N1 PIN_G24
HSMC_CLKOUT_N2 PIN_V24
HSMC_CLKOUT_P1 PIN_G23
HSMC_CLKOUT_P2 PIN_V23
HSMC_D[0]
PIN_AE26
HSMC_D[1]
PIN_AE28
HSMC_D[2]
PIN_AE27
HSMC_D[3]
PIN_AF27
HSMC_RX_D_N[0]
PIN_F25
Description
I/O Standard
Depending
on JP6
Depending
LVDS RX or CMOS I/O or differential clock input
on JP7
Depending
LVDS RX or CMOS I/O or differential clock input
on JP7
Depending
LVDS RX or CMOS I/O or differential clock input
on JP7
Depending
LVDS RX or CMOS I/O or differential clock input
on JP7
Depending
Dedicated clock output
on JP7
Depending
LVDS TX or CMOS I/O or differential clock input/output
on JP7
Depending
LVDS TX or CMOS I/O or differential clock input/output
on JP7
Depending
LVDS TX or CMOS I/O or differential clock input/output
on JP7
Depending
LVDS TX or CMOS I/O or differential clock input/output
on JP7
LVDS TX or CMOS I/O
Depending
on JP7
LVDS RX or CMOS I/O
Depending
on JP7
LVDS TX or CMOS I/O
Depending
on JP7
LVDS RX or CMOS I/O
Depending
on JP7
LVDS RX bit 0n or CMOS I/O
Depending
Dedicated clock input
42
HSMC_RX_D_N[1]
PIN_C27
HSMC_RX_D_N[2]
PIN_E26
HSMC_RX_D_N[3]
PIN_G26
HSMC_RX_D_N[4]
PIN_H26
HSMC_RX_D_N[5]
PIN_K26
HSMC_RX_D_N[6]
PIN_L24
HSMC_RX_D_N[7]
PIN_M26
HSMC_RX_D_N[8]
PIN_R26
HSMC_RX_D_N[9]
PIN_T26
HSMC_RX_D_N[10] PIN_U26
HSMC_RX_D_N[11] PIN_L22
HSMC_RX_D_N[12] PIN_N26
HSMC_RX_D_N[13] PIN_P26
HSMC_RX_D_N[14] PIN_R21
HSMC_RX_D_N[15] PIN_R23
HSMC_RX_D_N[16] PIN_T22
HSMC_RX_D_P[0]
PIN_F24
HSMC_RX_D_P[1]
PIN_D26
HSMC_RX_D_P[2]
PIN_F26
HSMC_RX_D_P[3]
PIN_G25
HSMC_RX_D_P[4]
PIN_H25
HSMC_RX_D_P[5]
PIN_K25
HSMC_RX_D_P[6]
PIN_L23
LVDS RX bit 1n or CMOS I/O
LVDS RX bit 2n or CMOS I/O
LVDS RX bit 3n or CMOS I/O
LVDS RX bit 4n or CMOS I/O
LVDS RX bit 5n or CMOS I/O
LVDS RX bit 6n or CMOS I/O
LVDS RX bit 7n or CMOS I/O
LVDS RX bit 8n or CMOS I/O
LVDS RX bit 9n or CMOS I/O
LVDS RX bit 10n or CMOS I/O
LVDS RX bit 11n or CMOS I/O
LVDS RX bit 12n or CMOS I/O
LVDS RX bit 13n or CMOS I/O
LVDS RX bit 14n or CMOS I/O
LVDS RX bit 15n or CMOS I/O
LVDS RX bit 16n or CMOS I/O
LVDS RX bit 0 or CMOS I/O
LVDS RX bit 1 or CMOS I/O
LVDS RX bit 2 or CMOS I/O
LVDS RX bit 3 or CMOS I/O
LVDS RX bit 4 or CMOS I/O
LVDS RX bit 5 or CMOS I/O
LVDS RX bit 6 or CMOS I/O
43
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
HSMC_RX_D_P[7]
PIN_M25
HSMC_RX_D_P[8]
PIN_R25
HSMC_RX_D_P[9]
PIN_T25
HSMC_RX_D_P[10] PIN_U25
HSMC_RX_D_P[11] PIN_L21
HSMC_RX_D_P[12] PIN_N25
HSMC_RX_D_P[13] PIN_P25
HSMC_RX_D_P[14] PIN_P21
HSMC_RX_D_P[15] PIN_R22
HSMC_RX_D_P[16] PIN_T21
HSMC_TX_D_N[0]
PIN_D28
HSMC_TX_D_N[1]
PIN_E28
HSMC_TX_D_N[2]
PIN_F28
HSMC_TX_D_N[3]
PIN_G28
HSMC_TX_D_N[4]
PIN_K28
HSMC_TX_D_N[5]
PIN_M28
HSMC_TX_D_N[6]
PIN_K22
HSMC_TX_D_N[7]
PIN_H24
HSMC_TX_D_N[8]
PIN_J24
HSMC_TX_D_N[9]
PIN_P28
HSMC_TX_D_N[10] PIN_J26
HSMC_TX_D_N[11] PIN_L28
HSMC_TX_D_N[12] PIN_V26
HSMC_TX_D_N[13] PIN_R28
LVDS RX bit 7 or CMOS I/O
LVDS RX bit 8 or CMOS I/O
LVDS RX bit 9 or CMOS I/O
LVDS RX bit 10 or CMOS I/O
LVDS RX bit 11 or CMOS I/O
LVDS RX bit 12 or CMOS I/O
LVDS RX bit 13 or CMOS I/O
LVDS RX bit 14 or CMOS I/O
LVDS RX bit 15 or CMOS I/O
LVDS RX bit 16 or CMOS I/O
LVDS TX bit 0n or CMOS I/O
LVDS TX bit 1n or CMOS I/O
LVDS TX bit 2n or CMOS I/O
LVDS TX bit 3n or CMOS I/O
LVDS TX bit 4n or CMOS I/O
LVDS TX bit 5n or CMOS I/O
LVDS TX bit 6n or CMOS I/O
LVDS TX bit 7n or CMOS I/O
LVDS TX bit 8n or CMOS I/O
LVDS TX bit 9n or CMOS I/O
LVDS TX bit 10n or CMOS I/O
LVDS TX bit 11n or CMOS I/O
LVDS TX bit 12n or CMOS I/O
LVDS TX bit 13n or CMOS I/O
44
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
HSMC_TX_D_N[14] PIN_U28
HSMC_TX_D_N[15] PIN_V28
HSMC_TX_D_N[16] PIN_V22
HSMC_TX_D_P[0]
PIN_D27
HSMC_TX_D_P[1]
PIN_E27
HSMC_TX_D_P[2]
PIN_F27
HSMC_TX_D_P[3]
PIN_G27
HSMC_TX_D_P[4]
PIN_K27
HSMC_TX_D_P[5]
PIN_M27
HSMC_TX_D_P[6]
PIN_K21
HSMC_TX_D_P[7]
PIN_H23
HSMC_TX_D_P[8]
PIN_J23
HSMC_TX_D_P[9]
PIN_P27
HSMC_TX_D_P[10] PIN_J25
HSMC_TX_D_P[11] PIN_L27
HSMC_TX_D_P[12] PIN_V25
HSMC_TX_D_P[13] PIN_R27
HSMC_TX_D_P[14] PIN_U27
HSMC_TX_D_P[15] PIN_V27
HSMC_TX_D_P[16] PIN_U22
LVDS TX bit 14n or CMOS I/O
LVDS TX bit 15n or CMOS I/O
LVDS TX bit 16n or CMOS I/O
LVDS TX bit 0 or CMOS I/O
LVDS TX bit 1 or CMOS I/O
LVDS TX bit 2 or CMOS I/O
LVDS TX bit 3 or CMOS I/O
LVDS TX bit 4 or CMOS I/O
LVDS TX bit 5 or CMOS I/O
LVDS TX bit 6 or CMOS I/O
LVDS TX bit 7 or CMOS I/O
LVDS TX bit 8 or CMOS I/O
LVDS TX bit 9 or CMOS I/O
LVDS TX bit 10 or CMOS I/O
LVDS TX bit 11 or CMOS I/O
LVDS TX bit 12 or CMOS I/O
LVDS TX bit 13 or CMOS I/O
LVDS TX bit 14 or CMOS I/O
LVDS TX bit 15 or CMOS I/O
LVDS TX bit 16 or CMOS I/O
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
Depending
on JP7
4.8 Using the Expansion Header
The DE2-115 Board provides one 40-pin expansion header. The header connects directly to 36 pins
of the Cyclone IV E FPGA, and also provides DC +5V (VCC5), DC +3.3V (VCC3P3), and two
45
GND pins. Figure 4-15 shows the I/O distribution of the GPIO connector. The maximum power
consumption of the daughter card that connects to GPIO port is shown in Table 4-10.
Figure 4-15 GPIO Pin Arrangement
Table 4-10
Supplied Voltage
5V
3.3V
Power Supply of the Expansion Header
Max. Current Limit
1A
1.5A
Each pin on the expansion headers is connected to two diodes and a resistor that provides protection
against high and low voltages. Figure 4-16 shows the protection circuitry for only one of the pin on
the header, but this circuitry is included for all 36 data pins.
Figure 4-16 Connections between the GPIO connector and Cyclone IV E FPGA
46
The voltage level of the I/O pins on the expansion headers can be adjusted to 3.3V, 2.5V, 1.8V, or
1.5V using JP6 (The default value is 3.3V, see Figure 4-17). Because the expansion I/Os are
connected to Bank 4 of the FPGA and the VCCIO voltage (VCCIO4) of this bank is controlled by
the header JP6, users can use a jumper to select the input voltage of VCCIO4 to 3.3V, 2.5V, 1.8V,
and 1.5V to control the voltage level of the I/O pins. Table 4-11 lists the jumper settings of the JP6.
The pin-outs of the JP6 appear in Figure 4-17.
Figure 4-17 GPIO VCCIO supply voltage setting header
Table 4-11 Voltage Level Setting of the Expansion Headers Using JP6
JP6 Jumper Settings
Short Pins 1 and 2
Short Pins 3 and 4
Short Pins 5 and 6
Short Pins 7 and 8
Supplied Voltage to VCCIO4
1.5V
1.8V
2.5V
3.3V
47
IO Voltage of Expansion Headers (JP5)
1.5V
1.8V
2.5V
3.3V (Default)
Note : Users who want to use daughter card on GPIO connector need to pay close attention
to the I/O standard between DE2-115 GPIO connector pins and daughter card system. For
example, if the I/O standard of GPIO pins on DE2-115 board is set to 1.8V, a daughter card with
3.3V I/O standard may not work properly on the DE2-115 board due to I/O standard mismatch.
Figure 4-18 depicts the pin definition on the expansion connector for using these I/Os as LVDS
transmitters. Due to the reason that the column I/Os of the FPGA the expansion pins connecting
with can only support emulated LVDS transmitters, two single-ended output buffers and external
resistors must be used as shown in Figure 4-19. The associated I/O standard of these differential
FPGA I/O pins on Quartus II project should set to LVDS_E_3R.
Figure 4-18 Pin defined when using LVDS interface on GPIO FPGA pins
The factory default setting on Rs resistor will be 47 ohm and Rp resistor will not be assembled for
single-ended I/O standard application. For LVDS transmitter application, please assemble 120 and
170 ohm resistor on Rs and Rp position, respectively.
Finally, Table 4-12 shows all the pin assignments of the GPIO connector.
48
Figure 4-19 Using Emulated LVDS on GPIO
Table 4-12
Signal Name
GPIO[0]
GPIO[1]
GPIO[2]
GPIO[3]
GPIO[4]
GPIO[5]
GPIO[6]
GPIO[7]
GPIO[8]
GPIO[9]
GPIO[10]
GPIO[11]
GPIO[12]
GPIO[13]
GPIO[14]
GPIO[15]
GPIO[16]
GPIO[17]
GPIO[18]
GPIO[19]
GPIO[20]
GPIO[21]
GPIO[22]
GPIO[23]
GPIO[24]
GPIO[25]
GPIO[26]
GPIO[27]
GPIO[28]
Pin Assignments for Expansion Headers
FPGA Pin No.
PIN_AB22
PIN_AC15
PIN_AB21
PIN_Y17
PIN_AC21
PIN_Y16
PIN_AD21
PIN_AE16
PIN_AD15
PIN_AE15
PIN_AC19
PIN_AF16
PIN_AD19
PIN_AF15
PIN_AF24
PIN_AE21
PIN_AF25
PIN_AC22
PIN_AE22
PIN_AF21
PIN_AF22
PIN_AD22
PIN_AG25
PIN_AD25
PIN_AH25
PIN_AE25
PIN_AG22
PIN_AE24
PIN_AH22
Description
GPIO Connection DATA[0]
GPIO Connection DATA[1]
GPIO Connection DATA[2]
GPIO Connection DATA[3]
GPIO Connection DATA[4]
GPIO Connection DATA[5]
GPIO Connection DATA[6]
GPIO Connection DATA[7]
GPIO Connection DATA[8]
GPIO Connection DATA[9]
GPIO Connection DATA[10]
GPIO Connection DATA[11]
GPIO Connection DATA[12]
GPIO Connection DATA[13]
GPIO Connection DATA[14]
GPIO Connection DATA[15]
GPIO Connection DATA[16]
GPIO Connection DATA[17]
GPIO Connection DATA[18]
GPIO Connection DATA[19]
GPIO Connection DATA[20]
GPIO Connection DATA[21]
GPIO Connection DATA[22]
GPIO Connection DATA[23]
GPIO Connection DATA[24]
GPIO Connection DATA[25]
GPIO Connection DATA[26]
GPIO Connection DATA[27]
GPIO Connection DATA[28]
49
I/O Standard
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
GPIO[29]
GPIO[30]
GPIO[31]
GPIO[32]
GPIO[33]
GPIO[34]
GPIO[35]
PIN_AF26
PIN_AE20
PIN_AG23
PIN_AF20
PIN_AH26
PIN_AH23
PIN_AG26
GPIO Connection DATA[29]
GPIO Connection DATA[30]
GPIO Connection DATA[31]
GPIO Connection DATA[32]
GPIO Connection DATA[33]
GPIO Connection DATA[34]
GPIO Connection DATA[35]
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
Depending on JP6
4.9 Using 14-pin General Pur pose I/O Connector
The DE2-115 Board provides 14-pin expansion header. The header connects directly to 7 pins of the
Cyclone IV E FPGA, and also provides DC +3.3V (VCC3P3), and six GND pins as shown in
Figure 4-20. The voltage level of the I/O pins on the 14-pin expansion header is 3.3V. Finally,
Table 4-13 shows the pin assignments for I/O connections.
Figure 4-20 Connections between FPGA and 14-pin general purpose I/O
Table 4-13 Pin Assignments for General Purpose I/Os
Signal Name
EX_IO[0]
EX_IO[1]
EX_IO[2]
EX_IO[3]
EX_IO[4]
EX_IO[5]
EX_IO[6]
FPGA Pin No.
PIN_J10
PIN_J14
PIN_H13
PIN_H14
PIN_F14
PIN_E10
PIN_D9
Description
Extended IO[0]
Extended IO[1]
Extended IO[2]
Extended IO[3]
Extended IO[4]
Extended IO[5]
Extended IO[6]
50
I/O Standard
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
4.10 Using VGA
The DE2-115 board includes a 15-pin D-SUB connector for VGA output. The VGA synchronization
signals are provided directly from the Cyclone IV E FPGA, and the Analog Devices ADV7123
triple 10-bit high-speed video DAC (only the higher 8-bits are used) is used to produce the analog
data signals (red, green, and blue). It could support the SXGA standard (1280*1024) with a
bandwidth of 100MHz. Figure 4-21 gives the associated schematic.
Figure 4-21 Connections between FPGA and VGA
The timing specification for VGA synchronization and RGB (red, green, blue) data can be found on
various educational website (for example, search for “VGA signal timing”). Figure 4-22 illustrates
the basic timing requirements for each row (horizontal) that is displayed on a VGA monitor. An
active-low pulse of specific duration (time (a) in the figure) is applied to the horizontal
synchronization (hsync) input of the monitor, which signifies the end of one row of data and the
start of the next. The data (RGB) output to the monitor must be off (driven to 0 V) for a time period
called the back porch (b) after the hsync pulse occurs, which is followed by the display interval (c).
During the data display interval the RGB data drives each pixel in turn across the row being
displayed. Finally, there is a time period called the front porch (d) where the RGB signals must
again be off before the next hsync pulse can occur. The timing of the vertical synchronization
(vsync) is the similar as shown in Figure 4-22, except that a vsync pulse signifies the end of one
frame and the start of the next, and the data refers to the set of rows in the frame (horizontal timing).
Table 4-14 and Table 4-15 show different resolutions and durations of time periods a, b, c, and d
for both horizontal and vertical timing.
Detailed information for using the ADV7123 video DAC is available in its datasheet, which can be
found on the manufacturer’s website, or in the DE2_115_datasheets\VIDEO-DAC folder on the
DE2-115 System CD. The pin assignments between the Cyclone IV E FPGA and the ADV7123 are
listed in Table 4-16. An example of code that drives a VGA display is described in Sections 6.2 and
6.3.
51
Note: The RGB data bus on DE2-115 board is 8 bit instead of 10 bit on DE2/DE2-70 board.
Figure 4-22 VGA horizontal timing specification
Table 4-14
VGA Horizontal Timing Specification
VGA mode
Horizontal Timing Spec
Configuration
VGA(60Hz)
Resolution(HxV)
640x480
a(us)
3.8
b(us)
1.9
c(us)
25.4
d(us)
0.6
Pixel clock(MHz)
25
VGA(85Hz)
640x480
1.6
2.2
17.8
1.6
36
SVGA(60Hz)
800x600
3.2
2.2
20
1
40
SVGA(75Hz)
800x600
1.6
3.2
16.2
0.3
49
SVGA(85Hz)
800x600
1.1
2.7
14.2
0.6
56
XGA(60Hz)
1024x768
2.1
2.5
15.8
0.4
65
XGA(70Hz)
1024x768
1.8
1.9
13.7
0.3
75
XGA(85Hz)
1024x768
1.0
2.2
10.8
0.5
95
1280x1024(60Hz)
1280x1024
1.0
2.3
11.9
0.4
108
Table 4-15
VGA Vertical Timing Specification
VGA mode
Configuration
VGA(60Hz)
VGA(85Hz)
SVGA(60Hz)
SVGA(75Hz)
SVGA(85Hz)
XGA(60Hz)
XGA(70Hz)
XGA(85Hz)
1280x1024(60Hz)
Vertical Timing Spec
Resolution(HxV)
640x480
640x480
800x600
800x600
800x600
1024x768
1024x768
1024x768
1280x1024
a(lines)
2
3
4
3
3
6
6
3
3
52
b(lines)
33
25
23
21
27
29
29
36
38
c(lines)
480
480
600
600
600
768
768
768
1024
d(lines)
10
1
1
1
1
3
3
1
1
Pixel clock(MHz)
25
36
40
49
56
65
75
95
108
Table 4-16 Pin Assignments for ADV7123
Signal Name
VGA_R[0]
VGA_R[1]
VGA_R[2]
VGA_R[3]
VGA_R[4]
VGA_R[5]
VGA_R[6]
VGA_R[7]
VGA_G[0]
VGA_G[1]
VGA_G[2]
VGA_G[3]
VGA_G[4]
VGA_G[5]
VGA_G[6]
VGA_G[7]
VGA_B[0]
VGA_B[1]
VGA_B[2]
VGA_B[3]
VGA_B[4]
VGA_B[5]
VGA_B[6]
VGA_B[7]
VGA_CLK
VGA_BLANK_N
VGA_HS
VGA_VS
VGA_SYNC_N
FPGA Pin No.
PIN_E12
PIN_E11
PIN_D10
PIN_F12
PIN_G10
PIN_J12
PIN_H8
PIN_H10
PIN_G8
PIN_G11
PIN_F8
PIN_H12
PIN_C8
PIN_B8
PIN_F10
PIN_C9
PIN_B10
PIN_A10
PIN_C11
PIN_B11
PIN_A11
PIN_C12
PIN_D11
PIN_D12
PIN_A12
PIN_F11
PIN_G13
PIN_C13
PIN_C10
Description
VGA Red[0]
VGA Red[1]
VGA Red[2]
VGA Red[3]
VGA Red[4]
VGA Red[5]
VGA Red[6]
VGA Red[7]
VGA Green[0]
VGA Green[1]
VGA Green[2]
VGA Green[3]
VGA Green[4]
VGA Green[5]
VGA Green[6]
VGA Green[7]
VGA Blue[0]
VGA Blue[1]
VGA Blue[2]
VGA Blue[3]
VGA Blue[4]
VGA Blue[5]
VGA Blue[6]
VGA Blue[7]
VGA Clock
VGA BLANK
VGA H_SYNC
VGA V_SYNC
VGA SYNC
I/O Standard
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
4.11 Using the 24-bit Audio CODEC
The DE2-115 board provides high-quality 24-bit audio via the Wolfson WM8731 audio CODEC
(Encoder/Decoder). This chip supports microphone-in, line-in, and line-out ports, with a sample rate
adjustable from 8 kHz to 96 kHz. The WM8731 is controlled via serial I2C bus interface*, which is
connected to pins on the Cyclone IV E FPGA. A schematic diagram of the audio circuitry is shown
in Figure 4-23, and the FPGA pin assignments are listed in Table 4-17. Detailed information for
using the WM8731 codec is available in its datasheet, which can be found on the manufacturer’s
website, or in the DE2_115_datasheets\Audio CODEC folder on the DE2-115 System CD.
53
Figure 4-23 Connections between FPGA and Audio CODEC
Table 4-17 Audio CODEC Pin Assignments
Signal Name
AUD_ADCLRCK
AUD_ADCDAT
AUD_DACLRCK
AUD_DACDAT
AUD_XCK
AUD_BCLK
I2C_SCLK
I2C_SDAT
FPGA Pin No.
PIN_C2
PIN_D2
PIN_E3
PIN_D1
PIN_E1
PIN_F2
PIN_B7
PIN_A8
Description
Audio CODEC ADC LR Clock
Audio CODEC ADC Data
Audio CODEC DAC LR Clock
Audio CODEC DAC Data
Audio CODEC Chip Clock
Audio CODEC Bit-Stream Clock
I2C Clock
I2C Data
I/O Standard
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
Note: If the HSMC loopback adapter is mounted, the I2C_SCL will be directly routed back
to I2C_SDA. Because audio chip, TV decoder chip and HSMC share one I2C bus, therefore
audio and video chip won’t function correctly.
4.12 RS-232 Serial Por t
The DE2-115 board uses the ZT3232 transceiver chip and a 9-pin DB9 connector for RS-232
communications. For detailed information on how to use the transceiver, please refer to the
datasheet, which is available on the manufacturer’s website, or in the DE2_115_datasheets\RS-232
folder on the DE2-115 System CD. Figure 4-24 shows the related schematics, and Table 4-18 lists
the Cyclone IV E FPGA pin assignments.
54
Figure 4-24 Connections between FPGA and ZT3232 (RS-232) chip
Table 4-18
Signal Name
UART_RXD
UART_TXD
UART_CTS
UART_RTS
FPGA Pin No.
PIN_G12
PIN_G9
PIN_G14
PIN_J13
RS-232 Pin Assignments
Description
UART Receiver
UART Transmitter
UART Clear to Send
UART Request to Send
I/O Standard
3.3V
3.3V
3.3V
3.3V
4.13 PS/2 Serial Por t
The DE2-115 board includes a standard PS/2 interface and a connector for a PS/2 keyboard or
mouse. Figure 4-25 shows the schematic of the PS/2 circuit. In addition, users can use the PS/2
keyboard and mouse on the DE2-115 board simultaneously by plugging an extension PS/2 Y-Cable
(See Figure 4-26). Instructions for using a PS/2 mouse or keyboard can be found by performing an
appropriate search on various educational websites. The pin assignments for the associated interface
are shown in Table 4-19.
Note: If users connect only one PS/2 equipment, the PS/2 interface between FPGA I/O
should be “PS2_CLK” and “PS2_DAT”.
Figure 4-25 Connection between FPGA and PS/2
55
Figure 4-26 Y-Cable use for both Keyboard and Mouse
Table 4-19 PS/2 Pin Assignments
Signal Name
PS2_CLK
PS2_DAT
PS2_CLK2
PS2_DAT2
FPGA Pin No.
PIN_G6
PIN_H5
PIN_G5
PIN_F5
Description
PS/2 Clock
PS/2 Data
PS/2 Clock (reserved for second PS/2 device)
PS/2 Data (reserved for second PS/2 device)
I/O Standard
3.3V
3.3V
3.3V
3.3V
4.14 Gigabit Ether net Transceiver
The DE2-115 board provides Ethernet support via two Marvell 88E1111 Ethernet PHY chips. The
88E1111 chip with integrated 10/100/1000 Mbps Gigabit Ethernet transceiver support
GMII/MII/RGMII/TBI MAC interfaces. Table 4-20 describes the default settings for both chips.
Figure 4-27 shows the connection setup between the Gigabit Ethernet PHY (ENET0) and FPGA.
Table 4-20 Default Configuration for Gigabit Ethernet
Configuration
PHYADDR[4:0]
ENA_PAUSE
ANEG[3:0]
ENA_XC
DIS_125
HWCFG[3:0]
DIS_FC
DIS_SLEEP
SEL_TWSI
INT_POL
75/50OHM
Description
PHY Address in MDIO/MDC Mode
Enable Pause
Auto negotiation configuration
for copper modes
Enable Crossover
Disable 125MHz clock
Hardware Configuration Mode
Disable fiber/copper interface
Energy detect
Interface select
Interrupt polarity
Termination resistance
Default Value
10000 for Enet0;10001 for Enet1
1-Default Register 4.11:10 to 11
1110-Auto-neg, advertise all capabilities, prefer
master
0-Disable
1-Disable 125CLK
1011/1111 RGMII to copper/GMII to copper
1-Disable
1-Disable energy detect
0-Select MDC/MDIO interface
1-INTn signal is active LOW
0-50 ohm termination for fiber
Here only RGMII and MII modes are supported on the board (The factory default mode is RGMII).
There is one jumper for each chip for switching work modes from RGMII to MII (See Figure 4-28).
56
You will need to perform a hardware reset after any change for enabling new settings. Table 4-21
and Table 4-22 describe the working mode settings for ENET0 PHY (U8) and ENET1 PHY (U9)
respectively.
In addition, it is dynamically configurable to support 10Mbps, 100Mbps (Fast Ethernet) or
1000Mbps (Gigabit Ethernet) operation using standard Cat 5e UTP cabling. The associated pin
assignments are listed in Table 4-23. For detailed information on how to use the 88E1111 refers to
its datasheet and application notes, which are available on the manufacturer’s website.
Figure 4-27 Connections between FPGA and Ethernet
Figure 4-28 Working mode setup header for Ethernet PHY
Table 4-21
JP1 Jumper Settings
Short Pins 1 and 2
Short Pins 2 and 3
Jumper Settings for Working Mode of ENET0 (U8)
ENET0 PHY Working Mode
RGMII Mode
MII Mode
57
Table 4-22
Jumper Settings for Working Mode of ENET1 (U9)
JP2 Jumper Settings
Short Pins 1 and 2
Short Pins 2 and 3
ENET1 PHY Working Mode
RGMII Mode
MII Mode
Table 4-23 Pin Assignments for Fast Ethernet
Signal Name
ENET0_GTX_CLK
ENET0_INT_N
ENET0_LINK100
ENET0_MDC
ENET0_MDIO
ENET0_RST_N
ENET0_RX_CLK
ENET0_RX_COL
ENET0_RX_CRS
ENET0_RX_DATA[0]
ENET0_RX_DATA[1]
ENET0_RX_DATA[2]
ENET0_RX_DATA[3]
ENET0_RX_DV
ENET0_RX_ER
ENET0_TX_CLK
ENET0_TX_DATA[0]
ENET0_TX_DATA[1]
ENET0_TX_DATA[2]
ENET0_TX_DATA[3]
ENET0_TX_EN
ENET0_TX_ER
ENET1_GTX_CLK
ENET1_INT_N
ENET1_LINK100
ENET1_MDC
ENET1_MDIO
ENET1_RST_N
ENET1_RX_CLK
ENET1_RX_COL
ENET1_RX_CRS
ENET1_RX_DATA[0]
ENET1_RX_DATA[1]
ENET1_RX_DATA[2]
ENET1_RX_DATA[3]
ENET1_RX_DV
ENET1_RX_ER
FPGA Pin No.
PIN_A17
PIN_A21
PIN_C14
PIN_C20
PIN_B21
PIN_C19
PIN_A15
PIN_E15
PIN_D15
PIN_C16
PIN_D16
PIN_D17
PIN_C15
PIN_C17
PIN_D18
PIN_B17
PIN_C18
PIN_D19
PIN_A19
PIN_B19
PIN_A18
PIN_B18
PIN_C23
PIN_D24
PIN_D13
PIN_D23
PIN_D25
PIN_D22
PIN_B15
PIN_B22
PIN_D20
PIN_B23
PIN_C21
PIN_A23
PIN_D21
PIN_A22
PIN_C24
Description
GMII Transmit Clock 1
Interrupt open drain output 1
Parallel LED output of 100BASE-TX link 1
Management data clock reference 1
Management data 1
Hardware reset signal 1
GMII and MII receive clock 1
GMII and MII collision 1
GMII and MII carrier sense 1
GMII and MII receive data[0] 1
GMII and MII receive data[1] 1
GMII and MII receive data[2] 1
GMII and MII receive data[3] 1
GMII and MII receive data valid 1
GMII and MII receive error 1
MII transmit clock 1
MII transmit data[0] 1
MII transmit data[1] 1
MII transmit data[2] 1
MII transmit data[3] 1
GMII and MII transmit enable 1
GMII and MII transmit error 1
GMII Transmit Clock 2
Interrupt open drain output 2
Parallel LED output of 100BASE-TX link 2
Management data clock reference 2
Management data 2
Hardware reset signal 2
GMII and MII receive clock 2
GMII and MII collision 2
GMII and MII carrier sense 2
GMII and MII receive data[0] 2
GMII and MII receive data[1] 2
GMII and MII receive data[2] 2
GMII and MII receive data[3] 2
GMII and MII receive data valid 2
GMII and MII receive error 2
58
I/O Standard
2.5V
2.5V
3.3V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
3.3V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
ENET1_TX_CLK
ENET1_TX_DATA[0]
ENET1_TX_DATA[1]
ENET1_TX_DATA[2]
ENET1_TX_DATA[3]
ENET1_TX_EN
ENET1_TX_ER
ENETCLK_25
PIN_C22
PIN_C25
PIN_A26
PIN_B26
PIN_C26
PIN_B25
PIN_A25
PIN_A14
MII transmit clock 2
MII transmit data[0] 2
MII transmit data[1] 2
MII transmit data[2] 2
MII transmit data[3] 2
GMII and MII transmit enable 2
GMII and MII transmit error 2
Ethernet clock source
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
2.5V
3.3V
4.15 TV Decoder
The DE2-115 board is equipped with an Analog Device ADV7180 TV decoder chip. The ADV7180
is an integrated video decoder that automatically detects and converts a standard analog baseband
television signals (NTSC, PAL, and SECAM) into 4:2:2 component video data compatible with the
8-bit ITU-R BT.656 interface standard. The ADV7180 is compatible with a broad range of video
devices, including DVD players, tape-based sources, broadcast sources, and security/surveillance
cameras.
The registers in the TV decoder can be programmed by a serial I2C bus, which is connected to the
Cyclone IV E FPGA as indicated in Figure 4-29. Note that the I2C address W/R of the TV decoder
(U6) is 0x40/0x41. The pin assignments are listed in Table 4-24. Detailed information of the
ADV7180 is available on the manufacturer’s website, or in the DE2_115_datasheets\TV Decoder
folder on the DE2-115 System CD.
Figure 4-29 Connections between FPGA and TV Decoder
59
Note: If the HSMC loopback adapter is mounted, the I2C_SCL will be directly routed back
to I2C_SDA. Because audio chip, TV decoder chip and HSMC share one I2C bus, therefore
audio and video chip won’t function correctly.
Table 4-24
Signal Name
TD_ DATA [0]
TD_ DATA [1]
TD_ DATA [2]
TD_ DATA [3]
TD_ DATA [4]
TD_ DATA [5]
TD_ DATA [6]
TD_ DATA [7]
TD_HS
TD_VS
TD_CLK27
TD_RESET_N
I2C_SCLK
I2C_SDAT
FPGA Pin No.
PIN_E8
PIN_A7
PIN_D8
PIN_C7
PIN_D7
PIN_D6
PIN_E7
PIN_F7
PIN_E5
PIN_E4
PIN_B14
PIN_G7
PIN_B7
PIN_A8
TV Decoder Pin Assignments
Description
TV Decoder
TV Decoder
TV Decoder
TV Decoder
TV Decoder
TV Decoder
TV Decoder
TV Decoder
TV Decoder
TV Decoder
TV Decoder
TV Decoder
I2C Clock
I2C Data
Data[0]
Data[1]
Data[2]
Data[3]
Data[4]
Data[5]
Data[6]
Data[7]
H_SYNC
V_SYNC
Clock Input.
Reset
I/O Standard
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
4.16 Implementing a TV Encoder
Although the DE2-115 board does not include a TV encoder chip, the ADV7123 (10-bit high-speed
triple ADCs) can be used to implement a professional-quality TV encoder with the digital
processing part implemented in the Cyclone IV E FPGA. Figure 4-30 shows a block diagram of a
TV encoder implemented in this manner.
Figure 4-30 A TV Encoder that uses the Cyclone IV E FPGA and the ADV7123
60
4.17 Using the USB Interface
The DE2-115 board provides both USB host and device interfaces using the Philips ISP1362
single-chip USB controller. The host and device controllers are compliant with the Universal Serial
Bus Specification Rev. 2.0, supporting data transfer at full-speed (12 Mbit/s) and low-speed (1.5
Mbit/s). Figure 4-31 shows the schematic diagram of the USB circuitry; the pin assignments for the
associated interface are listed in Table 4-25.
Detailed information for using the ISP1362 device is available in its datasheet and programming
guide; both documents can be found on the manufacturer’s website, or in the
DE2_115_datasheets\USB folder on the DE2-115 System CD. The most challenging part of a USB
application is in the design of the software driver needed. Two complete examples of USB drivers,
for both host and device applications, can be found in Sections 6.4 and 6.5. These demonstrations
provide examples of software drivers for the Nios II processor.
Figure 4-31 Connections between FPGA and USB (ISP1362)
Table 4-25 USB (ISP1362) Pin Assignments
Signal Name
OTG_ADDR[0]
OTG_ADDR[1]
OTG_DATA[0]
OTG_DATA[1]
OTG_DATA[2]
OTG_DATA[3]
OTG_DATA[4]
OTG_DATA[5]
OTG_DATA[6]
OTG_DATA[7]
FPGA Pin No.
PIN_H7
PIN_C3
PIN_J6
PIN_K4
PIN_J5
PIN_K3
PIN_J4
PIN_J3
PIN_J7
PIN_H6
Description
ISP1362 Address[0]
ISP1362 Address[1]
ISP1362 Data[0]
ISP1362 Data[1]
ISP1362 Data[2]
ISP1362 Data[3]
ISP1362 Data[4]
ISP1362 Data[5]
ISP1362 Data[6]
ISP1362 Data[7]
61
I/O Standard
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
OTG_DATA[8]
OTG_DATA[9]
OTG_DATA[10]
OTG_DATA[11]
OTG_DATA[12]
OTG_DATA[13]
OTG_DATA[14]
OTG_DATA[15]
OTG_CS_N
OTG_RD_N
OTG_WR_N
OTG_RST_N
OTG_INT[0]
OTG_INT[1]
OTG_DACK_N[0]
OTG_DACK_N[1]
OTG_DREQ[0]
OTG_DREQ[1]
OTG_FSPEED
OTG_LSPEED
PIN_H3
PIN_H4
PIN_G1
PIN_G2
PIN_G3
PIN_F1
PIN_F3
PIN_G4
PIN_A3
PIN_B3
PIN_A4
PIN_C5
PIN_A6
PIN_D5
PIN_C4
PIN_D4
PIN_J1
PIN_B4
PIN_C6
PIN_B6
ISP1362 Data[8]
ISP1362 Data[9]
ISP1362 Data[10]
ISP1362 Data[11]
ISP1362 Data[12]
ISP1362 Data[13]
ISP1362 Data[14]
ISP1362 Data[15]
ISP1362 Chip Select
ISP1362 Read
ISP1362 Write
ISP1362 Reset
ISP1362 Interrupt 0
ISP1362 Interrupt 1
ISP1362 DMA Acknowledge 0
ISP1362 DMA Acknowledge 1
ISP1362 DMA Request 0
ISP1362 DMA Request 1
USB Full Speed, 0 = Enable, Z = Disable
USB Low Speed, 0 = Enable, Z = Disable
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
4.18 Using IR
The DE2-115 provides an infrared remote-control receiver Module (model: IRM-V538N7/TR1),
whose datasheet is offered in the DE2_115_datasheets\IR_Receiver folder on DE2-115 system CD.
Note that for this all-in-one receiver module, it is only compatible with the 38KHz carrier Standard,
with a maximum data rate of about 4kbps for its product information. The accompanied remote
controller with an encoding chip of uPD6121G is very suitable of generating expected infrared
signals. Figure 4-32 shows the related schematic of the IR receiver, and the pin assignments of the
associated interface are listed in Table 4-26.
Figure 4-32 Connection between FPGA and IR
62
Table 4-26
Signal Name
IRDA_RXD
FPGA Pin No.
PIN_Y15
IR Pin Assignments
Description
IR Receiver
I/O Standard
3.3V
4.19 Using SRAM/SDRAM/FLASH/EEPROM/SD Card
„ SRAM
The DE2-115 board has 2MB SRAM memory with 16-bit data width. Being featured with a
maximum performance frequency of about 125MHz under the condition of standard 3.3V single
power supply makes it suitable of dealing with high-speed media processing applications that need
ultra data throughput. The related schematic is shown in Figure 4-33.
Figure 4-33 Connections between FPGA and SRAM
„ SDRAM
The board features 128MB of SDRAM, implemented using two 64MB SDRAM devices. Each
device consists of separate 16-bit data lines connected to the FPGA, and shared control and address
lines. These chips use the 3.3V LVCMOS signaling standard. Connections between FPGA and
SDRAM are shown in Figure 4-34.
63
Figure 4-34 Connections between FPGA and SDRAM
„ FLASH
The board is assembled with 8MB of flash memory using an 8-bit data bus. The device uses 3.3V
CMOS signaling standard. Because of its non-volatile property, it is usually used for storing
software binaries, images, sounds or other media. Connections between FPGA and Flash are shown
in Figure 4-35.
Figure 4-35 Connections between FPGA and Flash
64
„ EEPROM
The board has 32Kb EEPROM. With the benefit of I2C bus, users could use it as residence of user
data like version information, MAC address or other description substance. Figure 4-36 gives the
schematic view of the EEPROM. The configured access address of EEPROM is 0xA0 for writing
and 0xA1 for reading.
Figure 4-36 Connections between FPGA and EEPROM
„ SD Card
Many applications use a large external storage device, such as SD Card or CF card, for storing data.
The DE2-115 board provides the hardware needed for SD Card access. Users can implement
custom controllers to access the SD Card in SPI mode and SD Card 4-bit or 1-bit mode. Figure
4-37 shows the related signals.
Finally, Table 4-27~Table 4-30 lists all the associated pins for interfacing FPGA respectively.
65
Figure 4-37 Connections between FPGA and SD Card Socket
Table 4-27 SRAM Pin Assignments
Signal Name
SRAM_ADDR[0]
SRAM_ADDR[1]
SRAM_ADDR[2]
SRAM_ADDR[3]
SRAM_ADDR[4]
SRAM_ADDR[5]
SRAM_ADDR[6]
SRAM_ADDR[7]
SRAM_ADDR[8]
SRAM_ADDR[9]
SRAM_ADDR[10]
SRAM_ADDR[11]
SRAM_ADDR[12]
SRAM_ADDR[13]
SRAM_ADDR[14]
SRAM_ADDR[15]
SRAM_ADDR[16]
SRAM_ADDR[17]
SRAM_ADDR[18]
SRAM_ADDR[19]
SRAM_DQ[0]
SRAM_DQ[1]
SRAM_DQ[2]
SRAM_DQ[3]
SRAM_DQ[4]
SRAM_DQ[5]
SRAM_DQ[6]
FPGA Pin No.
PIN_AB7
PIN_AD7
PIN_AE7
PIN_AC7
PIN_AB6
PIN_AE6
PIN_AB5
PIN_AC5
PIN_AF5
PIN_T7
PIN_AF2
PIN_AD3
PIN_AB4
PIN_AC3
PIN_AA4
PIN_AB11
PIN_AC11
PIN_AB9
PIN_AB8
PIN_T8
PIN_AH3
PIN_AF4
PIN_AG4
PIN_AH4
PIN_AF6
PIN_AG6
PIN_AH6
Description
SRAM Address[0]
SRAM Address[1]
SRAM Address[2]
SRAM Address[3]
SRAM Address[4]
SRAM Address[5]
SRAM Address[6]
SRAM Address[7]
SRAM Address[8]
SRAM Address[9]
SRAM Address[10]
SRAM Address[11]
SRAM Address[12]
SRAM Address[13]
SRAM Address[14]
SRAM Address[15]
SRAM Address[16]
SRAM Address[17]
SRAM Address[18]
SRAM Address[19]
SRAM Data[0]
SRAM Data[1]
SRAM Data[2]
SRAM Data[3]
SRAM Data[4]
SRAM Data[5]
SRAM Data[6]
66
I/O Standard
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
SRAM_DQ[7]
SRAM_DQ[8]
SRAM_DQ[9]
SRAM_DQ[10]
SRAM_DQ[11]
SRAM_DQ[12]
SRAM_DQ[13]
SRAM_DQ[14]
SRAM_DQ[15]
SRAM_OE_N
SRAM_WE_N
SRAM_CE_N
SRAM_LB_N
SRAM_UB_N
PIN_AF7
PIN_AD1
PIN_AD2
PIN_AE2
PIN_AE1
PIN_AE3
PIN_AE4
PIN_AF3
PIN_AG3
PIN_AD5
PIN_AE8
PIN_AF8
PIN_AD4
PIN_AC4
Table 4-28
Signal Name
DRAM_ADDR[0]
DRAM_ADDR[1]
DRAM_ADDR[2]
DRAM_ADDR[3]
DRAM_ADDR[4]
DRAM_ADDR[5]
DRAM_ADDR[6]
DRAM_ADDR[7]
DRAM_ADDR[8]
DRAM_ADDR[9]
DRAM_ADDR[10]
DRAM_ADDR[11]
DRAM_ADDR[12]
DRAM_DQ[0]
DRAM_DQ[1]
DRAM_DQ[2]
DRAM_DQ[3]
DRAM_DQ[4]
DRAM_DQ[5]
DRAM_DQ[6]
DRAM_DQ[7]
DRAM_DQ[8]
DRAM_DQ[9]
DRAM_DQ[10]
DRAM_DQ[11]
DRAM_DQ[12]
DRAM_DQ[13]
DRAM_DQ[14]
DRAM_DQ[15]
FPGA Pin No.
PIN_R6
PIN_V8
PIN_U8
PIN_P1
PIN_V5
PIN_W8
PIN_W7
PIN_AA7
PIN_Y5
PIN_Y6
PIN_R5
PIN_AA5
PIN_Y7
PIN_W3
PIN_W2
PIN_V4
PIN_W1
PIN_V3
PIN_V2
PIN_V1
PIN_U3
PIN_Y3
PIN_Y4
PIN_AB1
PIN_AA3
PIN_AB2
PIN_AC1
PIN_AB3
PIN_AC2
SRAM Data[7]
SRAM Data[8]
SRAM Data[9]
SRAM Data[10]
SRAM Data[11]
SRAM Data[12]
SRAM Data[13]
SRAM Data[14]
SRAM Data[15]
SRAM Output Enable
SRAM Write Enable
SRAM Chip Select
SRAM Lower Byte Strobe
SRAM Higher Byte Strobe
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
SDRAM Pin Assignments
Description
SDRAM Address[0]
SDRAM Address[1]
SDRAM Address[2]
SDRAM Address[3]
SDRAM Address[4]
SDRAM Address[5]
SDRAM Address[6]
SDRAM Address[7]
SDRAM Address[8]
SDRAM Address[9]
SDRAM Address[10]
SDRAM Address[11]
SDRAM Address[12]
SDRAM Data[0]
SDRAM Data[1]
SDRAM Data[2]
SDRAM Data[3]
SDRAM Data[4]
SDRAM Data[5]
SDRAM Data[6]
SDRAM Data[7]
SDRAM Data[8]
SDRAM Data[9]
SDRAM Data[10]
SDRAM Data[11]
SDRAM Data[12]
SDRAM Data[13]
SDRAM Data[14]
SDRAM Data[15]
67
I/O Standard
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
DRAM_DQ[16]
DRAM_DQ[17]
DRAM_DQ[18]
DRAM_DQ[19]
DRAM_DQ[20]
DRAM_DQ[21]
DRAM_DQ[22]
DRAM_DQ[23]
DRAM_DQ[24]
DRAM_DQ[25]
DRAM_DQ[26]
DRAM_DQ[27]
DRAM_DQ[28]
DRAM_DQ[29]
DRAM_DQ[30]
DRAM_DQ[31]
DRAM_BA[0]
DRAM_BA[1]
DRAM_DQM[0]
DRAM_DQM[1]
DRAM_DQM[2]
DRAM_DQM[3]
DRAM_RAS_N
DRAM_CAS_N
DRAM_CKE
DRAM_CLK
DRAM_WE_N
DRAM_CS_N
PIN_M8
PIN_L8
PIN_P2
PIN_N3
PIN_N4
PIN_M4
PIN_M7
PIN_L7
PIN_U5
PIN_R7
PIN_R1
PIN_R2
PIN_R3
PIN_T3
PIN_U4
PIN_U1
PIN_U7
PIN_R4
PIN_U2
PIN_W4
PIN_K8
PIN_N8
PIN_U6
PIN_V7
PIN_AA6
PIN_AE5
PIN_V6
PIN_T4
SDRAM Data[16]
SDRAM Data[17]
SDRAM Data[18]
SDRAM Data[19]
SDRAM Data[20]
SDRAM Data[21]
SDRAM Data[22]
SDRAM Data[23]
SDRAM Data[24]
SDRAM Data[25]
SDRAM Data[26]
SDRAM Data[27]
SDRAM Data[28]
SDRAM Data[29]
SDRAM Data[30]
SDRAM Data[31]
SDRAM Bank Address[0]
SDRAM Bank Address[1]
SDRAM byte Data Mask[0]
SDRAM byte Data Mask[1]
SDRAM byte Data Mask[2]
SDRAM byte Data Mask[3]
SDRAM Row Address Strobe
SDRAM Column Address Strobe
SDRAM Clock Enable
SDRAM Clock
SDRAM Write Enable
SDRAM Chip Select
Table 4-29
Signal Name
FL_ADDR[0]
FL_ADDR[1]
FL_ADDR[2]
FL_ADDR[3]
FL_ADDR[4]
FL_ADDR[5]
FL_ADDR[6]
FL_ADDR[7]
FL_ADDR[8]
FL_ADDR[9]
FL_ADDR[10]
FL_ADDR[11]
FL_ADDR[12]
FL_ADDR[13]
FL_ADDR[14]
FPGA Pin No.
PIN_AG12
PIN_AH7
PIN_Y13
PIN_Y14
PIN_Y12
PIN_AA13
PIN_AA12
PIN_AB13
PIN_AB12
PIN_AB10
PIN_AE9
PIN_AF9
PIN_AA10
PIN_AD8
PIN_AC8
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
Flash Pin Assignments
Description
FLASH Address[0]
FLASH Address[1]
FLASH Address[2]
FLASH Address[3]
FLASH Address[4]
FLASH Address[5]
FLASH Address[6]
FLASH Address[7]
FLASH Address[8]
FLASH Address[9]
FLASH Address[10]
FLASH Address[11]
FLASH Address[12]
FLASH Address[13]
FLASH Address[14]
68
I/O Standard
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
FL_ADDR[15]
FL_ADDR[16]
FL_ADDR[17]
FL_ADDR[18]
FL_ADDR[19]
FL_ADDR[20]
FL_ADDR[21]
FL_ADDR[22]
FL_DQ[0]
FL_DQ[1]
FL_DQ[2]
FL_DQ[3]
FL_DQ[4]
FL_DQ[5]
FL_DQ[6]
FL_DQ[7]
FL_CE_N
FL_OE_N
FL_RST_N
FL_RY
FL_WE_N
FL_WP_N
PIN_Y10
PIN_AA8
PIN_AH12
PIN_AC12
PIN_AD12
PIN_AE10
PIN_AD10
PIN_AD11
PIN_AH8
PIN_AF10
PIN_AG10
PIN_AH10
PIN_AF11
PIN_AG11
PIN_AH11
PIN_AF12
PIN_AG7
PIN_AG8
PIN_AE11
PIN_Y1
PIN_AC10
PIN_AE12
FLASH Address[15]
FLASH Address[16]
FLASH Address[17]
FLASH Address[18]
FLASH Address[19]
FLASH Address[20]
FLASH Address[21]
FLASH Address[22]
FLASH Data[0]
FLASH Data[1]
FLASH Data[2]
FLASH Data[3]
FLASH Data[4]
FLASH Data[5]
FLASH Data[6]
FLASH Data[7]
FLASH Chip Enable
FLASH Output Enable
FLASH Reset
FLASH Ready/Busy output
FLASH Write Enable
FLASH Write Protect /Programming Acceleration
Table 4-30
Signal Name
EEP_I2C_SCLK
EEP_I2C_SDAT
FPGA Pin No.
PIN_D14
PIN_E14
Table 4-31
Signal Name
SD_CLK
SD_CMD
SD_DAT[0]
SD_DAT[1]
SD_DAT[2]
SD_DAT[3]
SD_WP_N
FPGA Pin No.
PIN_AE13
PIN_AD14
PIN_AE14
PIN_AF13
PIN_AB14
PIN_AC14
PIN_AF14
EEPROM Pin Assignments
Description
EEPROM clock
EEPROM data
I/O Standard
3.3V
3.3V
SD Card Socket Pin Assignments
Description
SD Clock
SD Command Line
SD Data[0]
SD Data[1]
SD Data[2]
SD Data[3]
SD Write Protect
69
I/O Standard
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
Chapter 5
DE2-115 System Builder
This chapter describes how users can create a custom design project on the DE2-115 board by using
DE2-115 Software Tool – DE2-115 System Builder.
5.1 Introduction
The DE2-115 System Builder is a Windows based software utility, designed to assist users to create
a Quartus II project for the DE2-115 board within minutes. The generated Quartus II project files
include:
•
•
•
•
•
Quartus II Project File (.qpf)
Quartus II Setting File (.qsf)
Top-Level Design File (.v)
Synopsis Design Constraints file (.sdc)
Pin Assignment Document (.htm)
By providing the above files, DE2-115 System Builder prevents occurrence of situations that are
prone to errors when users manually edit the top-level design file or place pin assignments. The
common mistakes that users encounter are the following:
1.
Board damaged for wrong pin/bank voltage assignments.
2.
Board malfunction caused by wrong device connections or missing pin counts for connected
ends.
3.
Performance degeneration because of improper pin assignments.
5.2 General Design Flow
This section will introduce the general design flow to build a project for the DE2-115 board via the
DE2-115 System Builder. The general design flow is illustrated in Figure 5-1.
Users should launch DE2-115 System Builder and create a new project according to their design
requirements. When users complete the settings, the DE2-115 System Builder will generate two
major files which include top-level design file (.v) and Quartus II setting file (.qsf).
70
The top-level design file contains top-level verilog HDL wrapper for users to add their own
design/logic. The Quartus II setting file contains information such as FPGA device type, top-level
pin assignment, and I/O standard for each user-defined I/O pin.
Finally, Quartus II programmer must be used to download SOF file to DE2-115 board using JTAG
interface.
Start
Launch
DE2-115 System Builder
Launch Quartus II and
Open Project
Create New
DE2-115 System Builder
Project
Add User Design/Logic
Generate
Quartus II Project
and Document
Compile to generate
.SOF
Configure FPGA
.QPF
.QSF
.V
.HTM
.SDC
Figure 5-1
End
The general design flow of building a design
5.3 Using DE2-115 System Builder
This section provides the detailed procedures on how the DE2-115 System Builder is used.
„ Install and launch the DE2-115 System Builder
The DE2-115 System Builder is located in the directory:
"DE2_115_tools\DE2_115_system_builder" on the DE2-115 System CD. Users can copy the whole
folder to a host computer without installing the utility. Launch the DE2-115 System Builder by
executing the DE2_115_SystemBuilder.exe on the host computer and the GUI window will appear
as shown in Figure 5-2.
71
Figure 5-2
The DE2-115 System Builder window
„ Input Project Name
Input project name as show in Figure 5-3.
Project Name: Type in an appropriate name here, it will automatically be assigned as the name of
your top-level design entity.
Figure 5-3 The DE2-115 Board Type and Project Name
72
„ System Configuration
Under System Configuration users are given the flexibility of enabling their choice of included
components on the DE2-115 as shown in Figure 5-4. Each component of the DE2-115 is listed
where users can enable or disable a component according to their design by simply marking a check
or removing the check in the field provided. If the component is enabled, the DE2-115 System
Builder will automatically generate the associated pin assignments including the pin name, pin
location, pin direction, and I/O standard.
Figure 5-4
System Configuration Group
„ GPIO Expansion
Users can connect GPIO expansion card onto GPIO header located on the DE2-115 board as shown
in Figure 5-5. Select the appropriate daughter card you wish to include in your design from the
drop-down menu. The system builder will automatically generate the associated pin assignments
including the pin name, pin location, pin direction, and IO standard.
If a customized daughter board is used, users can select “GPIO Default” followed by changing the
pin name, pin direction, and IO standard according to the specification of the customized daughter
board.
73
Figure 5-5
GPIO Expansion Group
The “Prefix Name” is an optional feature which denotes the prefix pin name of the daughter card
assigned in your design. Users may leave this field empty.
„ HSMC Expansion
Users can connect HSMC-interfaced daughter cards onto HSMC located on the DE2-115 board
shown in Figure 5-6. Select the daughter card you wish to add to your design under the appropriate
HSMC connector where the daughter card is connected to. The System Builder will automatically
generate the associated pin assignment including pin name, pin location, pin direction, and IO
standard.
74
Figure 5-6
HSMC Expansion Group
The “Prefix Name” is an optional feature that denotes the pin name of the daughter card assigned in
your design. Users may leave this field empty.
„ Project Setting Management
The DE2-115 System Builder also provides functions to restore default setting, loading a setting,
and saving users’ board configuration file shown in Figure 5-7. Users can save the current board
configuration information into a .cfg file and load it to the DE2-115 System Builder.
Figure 5-7
Project Settings
75
„ Project Generation
When users press the Generate button, the DE2-115 System Builder will generate the corresponding
Quartus II files and documents as listed in the Table 5-1:
Table 5-1
The files generated by DE2-115 System Builder
No.
1
Filename
<Project name>.v
Description
Top level verilog HDL file for Quartus II
2
<Project name>.qpf
Quartus II Project File
3
<Project name>.qsf
Quartus II Setting File
4
<Project name>.sdc
Synopsis Design Constraints file for Quartus II
5
<Project name>.htm
Pin Assignment Document
Users can use Quartus II software to add custom logic into the project and compile the project to
generate the SRAM Object File (.sof).
76
Chapter 6
Examples of Advanced Demonstrations
This chapter provides a number of examples of advanced circuits implemented on the DE2-115
board. These circuits provide demonstrations of the major features on the board, such as its audio
and video capabilities, USB, and Ethernet connectivity. For each demonstration the Cyclone IV E
FPGA (or EPCS64 serial EEPROM) configuration file is provided, as well as the full source code in
Verilog HDL. All of the associated files can be found in the DE2_115_demonstrations folder on the
DE2-115 System CD. For each demonstrations described in the following sections, the name of the
project directory for its files is given, which are subdirectories of the DE2_115_demonstrations
folder.
„ Installing the Demonstrations
To install the demonstrations on your computer:
Copy the directory DE2_115_demonstrations into a local directory of your choice. It is important to
ensure that the path to your local directory contains no spaces – otherwise, the Nios II software will
not work. Note Quartus II v9.1 SP2 is required for all DE2-115 demonstrations to support Cyclone
IV E device. Quartus II v10.0 can be installed from the Altera Complete Design Suite DVD
provided.
6.1 DE2-115 Factor y Configuration
The DE2-115 board is shipped from the factory with a default configuration bit-stream that
demonstrates some of the basic features of the board. The setup required for this demonstration, and
the locations of its files are shown below.
„ Demonstration Setup, File Locations, and Instructions
•
•
•
Project directory: DE2_115_Default
Bit stream used: DE2_115_Default.sof or DE2_115_Default.pof
Power on the DE2-115 board, with the USB cable connected to the USB Blaster port. If
necessary (that is, if the default factory configuration of the DE2-115 board is not currently
77
•
•
•
•
stored in EPCS64 device), download the bit stream to the board by using either JTAG or AS
programming
You should now be able to observe that the 7-segment displays are displaying a sequence of
characters, and the red and green LEDs are flashing. Also, “Welcome to the Altera DE2-115” is
shown on the LCD display
Optionally connect a VGA display to the VGA D-SUB connector. When connected, the VGA
display should show a color picture
Optionally connect a powered speaker to the stereo audio-out jack
Place slide switch SW17 in the DOWN position to hear a 1 kHz humming sound from the
audio-out port. Alternatively, if slide switch SW17 is in the UP position, and optionally
connects the microphone in port with a microphone and/or connects the line-in port with an
audio player's output, you will hear the sound from the microphone or audio player or mixed
sound from both.
The Verilog HDL source code for this demonstration is provided in the DE2_115_Default folder,
which also includes the necessary files for the corresponding Quartus II project. The top-level
Verilog HDL file, called DE2_115_Default.v, can be used as a template for other projects, because it
defines ports that correspond to all of the user-accessible pins on the Cyclone IV E FPGA.
6.2 TV Box Demonstration
This demonstration plays video and audio input from a DVD player using the VGA output, audio
CODEC, and one TV decoder (U6) on the DE2-115 board. Figure 6-1 shows the block diagram of
the design. There are two major blocks in the circuit, called I2C_AV_Config and TV_to_VGA. The
TV_to_VGA block consists of the ITU-R 656 Decoder, SDRAM Frame Buffer, YUV422 to
YUV444, YcrCb to RGB, and VGA Controller. The figure also shows the TV Decoder (ADV7180)
and the VGA DAC (ADV7123) chips used.
As soon as the bit stream is downloaded into the FPGA, the register values of the TV Decoder chip
are used to configure the TV decoder via the I2C_AV_Config block, which uses the I2C protocol to
communicate with the TV Decoder chip. Following the power-on sequence, the TV Decoder chip
will be unstable for a time period; the Lock Detector is responsible for detecting this instability.
The ITU-R 656 Decoder block extracts YcrCb 4:2:2 (YUV 4:2:2) video signals from the ITU-R 656
data stream sent from the TV Decoder. It also generates a data valid control signal indicating the
valid period of data output. Because the video signal from the TV Decoder is interlaced, we need to
perform de-interlacing on the data source. We used the SDRAM Frame Buffer and a field selection
multiplexer (MUX) which is controlled by the VGA controller to perform the de-interlacing
operation. Internally, the VGA Controller generates data request and odd/even selection signals to
the SDRAM Frame Buffer and filed selection multiplexer (MUX). The YUV422 to YUV444 block
converts the selected YcrCb 4:2:2 (YUV 4:2:2) video data to the YcrCb 4:4:4 (YUV 4:4:4) video
data format.
78
Finally, the YcrCb_to_RGB block converts the YcrCb data into RGB data output. The VGA
Controller block generates standard VGA synchronous signals VGA_HS and VGA_VS to enable
the display on a VGA monitor.
Figure 6-1
Block diagram of the TV box demonstration
„ Demonstration Setup, File Locations, and Instructions
•
•
•
Project directory: DE2_115_TV
Bit stream used: DE2_115_TV.sof or DE2_115_TV.pof
Connect a DVD player’s composite video output (yellow plug) to the Video-In RCA jack (J12)
of the DE2-115 board. The DVD player has to be configured to provide:
o NTSC output
o 60Hz refresh rate
o 4:3 aspect ratio
o Non-progressive video
•
Connect the VGA output of the DE2-115 board to a VGA monitor (both LCD and CRT type of
monitors should work)
Connect the audio output of the DVD player to the line-in port of the DE2-115 board and
connect a speaker to the line-out port. If the audio output jacks from the DVD player are RCA
type, then an adaptor will be needed to convert to the mini-stereo plug supported on the
DE2-115 board; this is the same type of plug supported on most computers
Load the bit stream into FPGA by execute the batch file ‘de2_115_tv.bat’ under
DE2_115_TV\demo_batch\ folder
Press KEY0 on the DE2-115 board to reset the circuit
•
•
•
79
Note: If the HSMC loopback adapter is mounted, the I2C_SCL will be directly routed back
to I2C_SDA. Because audio chip, TV decoder chip and HSMC share one I2C bus, therefore
audio and video chip won’t function correctly.
Figure 6-2 illustrates the setup for this demonstration.
Figure 6-2
The setup for the TV box demonstration
6.3 USB Paintbr ush
USB port is widely used in many multimedia products. The DE2-115 board provides a complete
USB solution for both host and device applications. In this demonstration, we implement a
Paintbrush application by using a USB mouse as the input device.
This demonstration uses the device port of the Philips ISP1362 chip and the Nios II processor to
implement a USB mouse movement detector. We also implemented a video frame buffer with a
VGA controller to perform the real-time image storage and display. Figure 6-3 shows the block
diagram of the circuit, which allows the user to draw lines on the VGA display screen using the
USB mouse. The VGA Controller block is integrated into the Altera Avalon bus so that it can be
controlled by the Nios II processor.
Once the program runs, the Nios II processor is started as it will detect the existence of the USB
80
mouse connected to DE2-115 board. When the mouse moves, the Nios II processor is able to keep
track of the movement and record it in a frame buffer memory. The VGA Controller will overlap the
data stored in the frame buffer with a default image pattern and display the overlapped image on the
VGA display.
Figure 6-3
Block diagram of the USB paintbrush demonstration
„ Demonstration Setup, File Locations, and Instructions
Project directory: DE2_115_NIOS_HOST_MOUSE_VGA
Bit stream used: DE2_115_NIOS_HOST_MOUSE_VGA.sof
Nios II Workspace: DE2_115_NIOS_HOST_MOUSE_VGA\Software
•
•
•
•
•
•
•
Connect a USB Mouse to the USB Host Connector (type A) of the DE2-115 board
Connect the VGA output of the DE2-115 board to a VGA monitor (both LCD and CRT type of
monitors should work)
Load the bit stream into FPGA(note*)
Run the Nios II and choose DE2_115_NIOS_HOST_MOUSE_VGA\Software as the workspace.
Click on the Run button(note*)
You should now be able to observe a blue background with an Altera logo on the VGA display
Move the USB mouse and observe the corresponding movements of the cursor on the screen
Left-click mouse to draw white dots/lines and right-click the mouse to draw blue dots/lines on
the screen.
Note: execute
DE2_115_NIOS_HOST_MOUSE_VGA\demo_batch\nios_host_mouse_vga.bat will
download .sof and .elf files.
81
Figure 6-4 illustrates the setup for this demonstration.
Figure 6-4
The setup for the USB paintbrush demonstration
6.4 USB Device
Most USB applications and products operate as USB devices, rather than USB hosts. In this
demonstration, we show how the DE2-115 board can operate as a USB device that can be connected
to a host computer. As indicated in the block diagram in Figure 6-5, the Nios II processor is used to
communicate with the host computer via host port on the DE2-115 board’s Philips ISP1362 device.
After connecting the DE2-115 board to a USB port on the host computer, a software program has to
be executed on the Nios II processor to initialize the Philips ISP1362 chip. Once the software
program is successfully executed, the host computer will identify the new device in its USB device
list and asks for the associated driver; the device will be identified as a Philips PDIUSBD12
SMART Evaluation Board. After completion of the driver installation on the host computer, the next
step is to run a software program on the host computer called ISP1362DcUsb.exe; this program
communicates with the DE2-115 board.
In the ISP1362DcUsb program, clicking on the Add button in the window panel of the software
causes the host computer to send a particular USB packet to the DE2-115 board; the packet will be
received by the Nios II processor and will increment the value of a hardware counter. The value of
the counter is displayed on one of the board’s 7-segment displays, and also on the green LEDs. If
the user clicks on the Clear button in the window panel of the software driver, the host computer
82
sends a different USB packet to the board, which causes the Nios II processor to clear the hardware
counter to zero.
Figure 6-5
Block diagram of the USB device demonstration
„ Demonstration Setup, File Locations, and Instructions
•
•
•
•
•
•
•
•
•
•
Project directory: DE2_115_NIOS_DEVICE_LED
Bit stream used: DE2_115_NIOS_DEVICE_LED.sof
Nios II Workspace: DE2_115_NIOS_DEVICE_LED\Software
Borland C++ Software Driver: DE2_115_NIOS_DEVICE_LED\SW
Connect the USB Device connector of the DE2-115 board to the host computer using a USB
cable (type AB).
Load the bit stream into FPGA(note*)
Run Nios II IDE with DE2_115_NIOS_DEVICE_LED\Software as the workspace. Click on
Run(note*)
A new USB hardware device will be detected. Specify the location of the driver as
DE2_115_NIOS_DEVICE_LED\D12test.inf (Philips PDIUSBD12 SMART Evaluation Board).
Ignore any warning messages produced during installation
The host computer should report that a Philips PDIUSBD12 SMART Evaluation Board is now
installed
Execute the software: DE2_115_NIOS_DEVICE_LED\SW\ISP1362DcUsb.exe on the host
computer. Then, experiment with the software by clicking on the ADD and Clear buttons
83
Note:
execute
DE2_115_NIOS_DEVICE_LED\demo_batch\nios_device_led.bat
will
download .sof and .elf files.
Figure 6-6 illustrates the setup for this demonstration.
Figure 6-6
Setup for the USB device demonstration
6.5 A Karaoke Machine
This demonstration uses the microphone-in, line-in, and line-out ports on the DE2-115 board to
create a Karaoke Machine application. The Wolfson WM8731 audio CODEC is configured in the
master mode, with which the audio CODEC generates AD/DA serial bit clock (BCK) and the
left/right channel clock (LRCK) automatically. As indicated in Figure 6-7, the I2C interface is used
to configure the Audio CODEC. The sample rate and gain of the CODEC are set in this manner, and
the data input from the line-in port is then mixed with the microphone-in port and the result is sent
to the line-out port.
For this demonstration the sample rate is set to 48kHz. Pressing the pushbutton KEY0 reconfigures
the gain of the audio CODEC via I2C bus, cycling within ten predefined gain values (volume levels)
provided by the device.
84
Figure 6-7 Block diagram of the Karaoke Machine demonstration
„ Demonstration Setup, File Locations, and Instructions
•
•
•
•
•
•
•
•
Project directory: DE2_115_i2sound
Bit stream used: DE2_115_i2sound.sof or DE2_115_i2sound.pof
Connect a microphone to the microphone-in port (pink color) on the DE2-115 board
Connect the audio output of a music-player, such as an MP3 player or computer, to the line-in
port (blue color) on the DE2-115 board
Connect a headset/speaker to the line-out port (green color) on the DE2-115 board
Load the bit stream into the FPGA by execute the batch file ‘DE2_115_i2sound’ under the
DE2_115_i2sound\demo_batch folder
You should be able to hear a mixture of the microphone sound and the sound from the music
player
Press KEY0 to adjust the volume; it cycles between volume levels 0 to 9
Note: If the HSMC loopback adapter is mounted, the I2C_SCL will be directly routed back
to I2C_SDA. Because audio chip, TV decoder chip and HSMC share one I2C bus, therefore
audio and video chip won’t function correctly.
Figure 6-8 illustrates the setup for this demonstration.
85
Figure 6-8
The setup for the Karaoke Machine
6.6 SD Card Demonstration
Many applications use a large external storage device, such as an SD Card or CF card to store data.
The DE2-115 board provides the hardware and software needed for SD Card access. In this
demonstration we will show how to browse files stored in the root directory of an SD Card and how
to read the file contents of a specific file. The SD Card is required to be formatted as FAT File
System in advance. Long file name is supported in this demonstration.
Figure 6-9 shows the hardware system block diagram of this demonstration. The system requires a
50MHz clock provided by the board. The PLL generates a 100MHz clock for the Nios II processor
and other controllers. Four PIO pins are connected to the SD Card socket. SD 4-bit Mode is used to
access the SD Card hardware. The SD 4-bit protocol and FAT File System function are all
implemented by Nios II software. The software is stored in the on-chip memory.
86
Figure 6-9 Block Diagram of the SD Card Demonstration
Figure 6-10 shows the software stack of this demonstration. The Nios PIO block provides basic IO
functions to access hardware directly. The functions are provided from Nios II system and the
function prototype is defined in the header file <io.h>. The SD Card block implements SD 4-bit
mode protocol for communication with SD Cards. The FAT File System block implements reading
function for FAT16 and FAT 32 file system. Long filename is supported. By calling the public FAT
functions, users can browse files under the root directory of the SD Card. Furthermore, users can
open a specified file and read the contents of the file.
The main block implements main control of this demonstration. When the program is executed, it
detects whether an SD Card is inserted. If an SD Card is found, it will check whether the SD Card is
formatted as FAT file system. If so, it searches all files in the root directory of the FAT file system
and displays their names in the nios2-terminal. If a text file named “test.txt” is found, it will dump
the file contents. If it successfully recognizes the FAT file system, it will turn on the green LED. On
the other hand, it will turn on the red LED if it fails to parse the FAT file system or if there is no SD
Card found in the SD Card socket of the DE2-115 board. If users press KEY3 of the DE2-115 board,
the program will perform above process again.
87
Main
FAT File System
SD Card
Nios II PIO
Figure 6-10 Software Stack of the SD Card Demonstration
Demonstration Source Code
•
•
•
Project directory: DE2_115_SD_CARD
Bit stream used: DE2_115_SD_CARD.sof
Nios II Workspace: DE2_115_SD_CARD\Software
Demonstration Batch File
Demo Batch File Folder: DE2_115_SD_CARD \demo_batch
The demo batch file includes the following files:
•
•
•
Batch File: DE2_115_SD_Card.bat, DE2_115_SD_CARD_bashrc
FPGA Configure File: DE2_115_SD_CARD.sof
Nios II Program: DE2_115_SD_CARD.elf
Demonstration Setup
•
•
•
•
•
•
•
•
•
Make sure Quartus II and Nios II are installed on your PC.
Power on the DE2-115 board.
Connect USB Blaster to the DE2-115 board and install USB Blaster driver if necessary.
Execute the demo batch file “DE2_115_SD_Card.bat” under the batch file folder,
DE2_115_SD_CARD\demo_batch.
After Nios II program is downloaded and executed successfully, a prompt message will be
displayed in nios2-terminal.
Copy test files to the root directory of the SD Card.
Insert the SD Card into the SD Card socket of DE2-115, as shown in Figure 6-11.
Press KEY3 of the DE2-115 board to start reading SD Card.
The program will display SD Card information, as shown in Figure 6-12.
88
Figure 6-11 Insert SD Card for the SD Card Demonstration
Figure 6-12 Running results of the SD Card demonstration
6.7 SD Card Music Player
Many commercial media/audio players use a large external storage device, such as an SD Card or
CF card, to store music or video files. Such players may also include high-quality DAC devices so
that good audio quality can be produced. The DE2-115 board provides the hardware and software
needed for SD Card access and professional audio performance so that it is possible to design
advanced multimedia products using the DE2-115 board.
In this demonstration we show how to implement an SD Card Music Player on the DE2-115 board,
in which the music files are stored in an SD Card and the board can play the music files via its
CD-quality audio DAC circuits. We use the Nios II processor to read the music data stored in the
SD Card and use the Wolfson WM8731 audio CODEC to play the music.
89
Figure 6-13 shows the hardware block diagram of this demonstration. The system requires a 50
MHz clock provided from the board. The PLL generates a 100MHz clock for Nios II processor and
the other controllers except for the audio controller. The audio chip is controlled by the Audio
Controller which is a user-defined SOPC component. This audio controller needs an input clock of
18.432 MHz. In this design, the clock is provided by the PLL block. The audio controller requires
the audio chip working in master mode, so the serial bit (BCK) and the left/right channel clock
(LRCK) are provided by the audio chip. The 7-segment display is controlled by the SEG7
Controller which also is a user-defined SOPC component. Two PIO pins are connected to the I2C
bus. The I2C protocol is implemented by software. Four PIO pins are connected to the SD Card
socket. The IR receiver is controlled by the IR Controller which also is a user-defined SOPC
component. SD 4-Bit Mode is used to access the SD Card and is implemented by software. All of
the other SOPC components in the block diagram are SOPC Builder built-in components.
Figure 6-13 Block diagram of the SD music player demonstration
Figure 6-14 shows the software stack of this demonstration. SD 4-Bit Mode block implements the
SD 4-Bit mode protocol for reading raw data from the SD Card. The FAT block implements
FAT16/FAT32 file system for reading wave files that is stored in the SD Card. In this block, only
read function is implemented. The WAVE Lib block implements WAVE file decoding function for
extracting audio data from wave files. The I2C block implements I2C protocol for configuring
audio chip. The SEG7 block implements displaying function to display elapsed playing time. The
Audio block implements audio FIFO checking function and audio signal sending/receiving function.
The IR block acts as a control interface of the music player system.
90
Main
WAVE Lib
System
SEG7
Call
I2C Audio
IR
Receiver
FAT16/FAT32
SD 4-bit Mode
Nios HAL
Figure 6-14 Software Stack of the SD music player demonstration
The audio chip should be configured before sending audio signal to the audio chip. The main
program uses I2C protocol to configure the audio chip working in master mode; the audio output
interface working in I2S 16-bits per channel and with sampling rate according to the wave file
contents. In audio playing loop, the main program reads 512-byte audio data from the SD Card, and
then writes the data to DAC FIFO in the Audio Controller. Before writing the data to the FIFO, the
program will verify if the FIFO is full. The design also mixes the audio signal from the
microphone-in and line-in for the Karaoke-style effects by enabling the BYPASS and SITETONE
functions in the audio chip.
Finally, users can obtain the status of the SD music player from the 16x2 LCD module, the
7-segment display, and the LEDs. The top and bottom row of the LCD module will display the file
name of the music that is played on the DE2-115 board and the value of music volume, respectively.
The 7-segment displays will show the elapsed time of the playing music file. The LED will indicate
the audio signal strength.
„ Demonstration Setup, File Locations, and Instructions
•
•
•
•
•
•
•
Project directory: DE2_115_SD_Card_Audio_Player
Bit stream used: DE2_115_SD_Card_Audio_Player.sof
Nios II Workspace: DE2_115_SD_Card_Audio_Player\Software
Format your SD Card into FAT16/FAT32 format
Place the wave files to the root directory of the SD Card. The provided wave files must have a
sample rate of either 96K, 48K, 44.1K, 32K, or 8K. In addition, the wave files must be stereo
and 16 bits per channel.
Load the bitstream into the FPGA on the DE2-115 board(note*1)
Run the Nios II Software under the workspace
DE2_115_SD_Card_Audio_Player\Software(note*1)
91
•
•
•
•
Connect a headset or speaker to the DE2-115 board and you should be able to hear the music
played from the SD Card
Press KEY3 on the DE2-115 board to play the next music file stored in the SD Card.
Press KEY2 and KEY1 to increase and decrease the output music volume respectively.
Users can also use the remote control to play/pause the music, select the last/next music file to
play and control volume. The detailed information about each function of remote controller is
shown in Table 6-1.
Table 6-1
Button Name
PLAY
CHANNEL
VOLUME
MUTE
Detailed information of the button on the remote controller
Function Description
Play music or pause music
Select last/next music file to play
Turn up/down volume
Mute/un-mute
Note:
1. Execute the batch file DE2_115_SD_Card_Audio_Player\demo_batch
\ DE2_115_SD_Card_Audio_Player.bat to download both hardware and software bit stream
2. If the capacity of your SD Memory Card is more than or equal 8GB, please make sure it has
the performance more than or equal to Class 4
3. If the HSMC loopback adapter is mounted, the I2C_SCL will be directly routed back to
I2C_SDA. Because audio chip, TV decoder chip and HSMC share one I2C bus, therefore audio
and video chip won’t function correctly.
Figure 6-15 illustrates the setup for this demonstration.
92
Figure 6-15 The setup for the SD music player demonstration
6.8 PS/2 Mouse Demonstration
We offer this simple PS/2 controller coded in Verilog HDL to demonstrate bidirectional
communication between PS/2 controller and the device, the PS/2 mouse. You can treat it as a
how-to basis and develop your own controller that could accomplish more sophisticated instructions,
like setting the sampling rate or resolution, which need to transfer two data bytes.
For detailed information about the PS/2 protocol, please perform an appropriate search on various
educational web sites. Here we give a brief introduction:
„ Outline
PS/2 protocol use two wires for bidirectional communication, one clock line and one data line. The
PS/2 controller always has total control over the transmission line, but the PS/2 device generates
clock signal during data transmission.
93
„ Data transmit from the device to controller
After sending an enabling instruction to the PS/2 mouse at stream mode, the device starts to send
displacement data out, which consists of 33 bits. The frame data is cut into three similar slices, each
of them containing a start bit (always zero) and eight data bits (with LSB first), one parity check bit
(odd check), and one stop bit (always one).
PS/2 controller samples the data line at the falling edge of the PS/2 clock signal. This could easily
be implemented using a shift register of 33 bits, but be cautious with the clock domain crossing
problem.
„ Data transmit from the controller to device
Whenever the controller wants to transmit data to device, it first pulls the clock line low for more
than one clock cycle to inhibit the current transmit process or to indicate the start of a new transmit
process, which usually be called as inhibit state. After that, it pulls low the data line then release the
clock line, and this is called the request state. The rising edge on the clock line formed by the
release action can also be used to indicate the sample time point as for a 'start bit. The device will
detect this succession and generates a clock sequence in less than 10ms time. The transmit data
consists of 12bits, one start bit (as explained before), eight data bits, one parity check bit (odd
check), one stop bit (always one), and one acknowledge bit (always zero). After sending out the
parity check bit, the controller should release the data line, and the device will detect any state
change on the data line in the next clock cycle. If there’s no change on the data line for one clock
cycle, the device will pull low the data line again as an acknowledgement which means that the data
is correctly received.
After the power on cycle of the PS/2 mouse, it enters into stream mode automatically and disable
data transmit unless an enabling instruction is received. Figure 6-16 shows the waveform while
communication happening on two lines.
94
Figure 6-16 Waveforms on two lines while communication taking place
„ Demonstration Setup, File Locations, and Instructions
•
•
•
•
•
•
Project directory: DE2_115_PS2_DEMO
Bit stream used : DE2_115_PS2_DEMO.sof
Load the bit stream into FPGA by executing
DE2_115_PS2_DEMO\demo_batch\DE2_115_PS2_DEMO.bat
Plug in the PS/2 mouse
Press KEY[0] for enabling data transfer
Press KEY[1] to clear the display data cache
You should see digital changes on 7-segment display when the PS/2 mouse moves, and the
LEDG[2:0] will blink respectively when the left-button, right-button or middle-button is pressed.
Table 6-2 gives the detailed information.
Table 6-2
Indicator Name
LEDG[0]
LEDG[1]
LEDG[2]
Detailed information of the indicators
Description
Left button press indicator
Right button press indicator
Middle button press indicator
95
HEX0
HEX1
HEX2
HEX3
Low byte of X displacement
High byte of X displacement
Low byte of Y displacement
High byte of Y displacement
Figure 6-17 illustrates the setup of this demonstration.
Figure 6-17 The setup of the PS/2 Mouse demonstration
6.9 IR Receiver Demonstration
In this demonstration, the key-related information that the user has pressed on the remote
controller(Figure 6-18,Table 6-3) will be displayed on the DE2-115 board. Users only need to
point the remote controller to the IR receiver on DE2-115 board and press the key. After the signal
being decoded and processed through FPGA, the related information will be displayed on the
7-segment displays in hexadecimal format, which contains Custom Code, Key Code and Inversed
Key Code. The Custom Code and Key Code are used to identify a remote controller and key on the
remote controller, respectively.
Next we will introduce how this information being decoded and then displayed in this demo.
When a key on the remote controller is pressed, the remote controller will emit a standard frame,
shown in Figure 6-19. The beginning of the frame is the lead code represents the start bit, and then
is the key-related information, and the last 1 bit end code represents the end of the frame.
96
Figure 6-18 Remote controller
Table 6-3 Key code information for each Key on remote controller
Key
Key Code
Key
Key Code
Key
Key Code
Key
Key Code
0x0F
0x13
0x10
0x12
0x01
0x02
0x03
0x1A
0x04
0x05
0x06
0x1E
0x07
0x08
0x09
0x1B
0x11
0x00
0x17
0x1F
0x16
0x14
0x18
0x0C
Lead Code 1bit
Custom Code 16bits Key Code 8bits
Inv Key Code
8bits
End
Code
1bit
Figure 6-19 The transmitting frame of the IR remote controller
97
After the IR receiver on DE2-115 board receives this frame, it will directly transmit that to FPGA.
In this demo, the IP of IR receiver controller is implemented in the FPGA. As Figure 6-20 shows, it
includes Code Detector, State Machine, and Shift Register. First, the IR receiver demodulates the
signal inputs to Code Detector block .The Code Detector block will check the Lead Code and
feedback the examination result to State Machine block.
The State Machine block will change the state from IDLE to GUIDANCE once the Lead code is
detected. Once the Code Detector has detected the Custom Code status, the current state will change
from GUIDANCE to DATAREAD state. At this state, the Code Detector will save the Custom Code
and Key/Inv Key Code and output to Shift Register then displays it on 7-segment displays. Figure
6-21 shows the state shift diagram of State Machine block. Note that the input clock should be
50MHz.
Figure 6-20 The IR Receiver controller
Figure 6-21 State shift diagram of State Machine
98
We can apply the IR receiver to many applications, such as integrating to the SD Card Demo, and
you can also develop other related interesting applications with it.
„ Demonstration Setup, File Locations, and Instructions
•
•
•
•
Project directory: DE2_115_IR
Bit stream used: DE2_115_IR.sof
Load the bit stream into the FPGA by executing DE2_115_IR\demo_batch\DE2_115_IR.bat file
Point the IR receiver with the remote-controller and press any button
Table 6-4 shows how the received code and key data display on eight 7-segment displays.
Table 6-4
Indicator Name
HEX0
HEX1
HEX2
HEX3
HEX4
HEX5
HEX6
HEX7
Detailed information of the indicators
Description
Inversed low byte of Key Code
Inversed high byte of Key Code
Low byte of Key Code
High byte of Key Code
Low byte of Custom Code
High byte of Custom Code
Repeated low byte of Custom Code
Repeated high byte of Custom Code
Figure 6-22 illustrates the setup for this demonstration.
Figure 6-22 The Setup of the IR receiver demonstration
99
6.10 Music Synthesizer Demonstration
This demonstration shows how to implement a Multi-tone Electronic Keyboard using DE2-115
board with a PS/2 Keyboard and a speaker.
PS/2 Keyboard is used as the piano keyboard for input. The Cyclone IV E FPGA on the DE2-115
board serves as the Music Synthesizer SOC to generate music and tones. The VGA connected to the
DE2-115 board is used to show which key is pressed during the playing of the music.
Figure 6-23 shows the block diagram of the design of the Music Synthesizer. There are four major
blocks in the circuit: DEMO_SOUND, PS2_KEYBOARD, STAFF, and TONE_GENERATOR. The
DEMO_SOUND block stores a demo sound for users to play; PS2_KEYBOARD handles the users’
input from PS/2 keyboard; The STAFF block draws the corresponding keyboard diagram on VGA
monitor when key(s) are pressed. The TONE_GENERATOR is the core of music synthesizer SOC.
Users can switch the music source either from PS2_KEYBOAD or the DEMO_SOUND block
using SW9. To repeat the demo sound, users can press KEY1.
The TONE_GENERATOR has two tones: (1) String. (2) Brass, which is controlled by SW0. The
audio codec used on the DE2-115 board has two channels, which can be turned ON/OFF using SW1
and SW2.
Figure 6-24 illustrates the setup for this demonstration.
100
Figure 6-23 Block diagram of the Music Synthesizer design
„ Demonstration Setup, File Locations, and Instructions
•
•
•
•
•
•
•
•
•
Project directory: DE2_115_Synthesizer
Bit stream used: DE2_115_Synthesizer.sof or DE2-115_Synthesizer.pof
Connect a PS/2 Keyboard to the DE2-115 board.
Connect the VGA output of the DE2-115 board to a VGA monitor (both LCD and CRT type of
monitors should work)
Connect the lineout of the DE2-115 board to a speaker.
Load the bit stream into FPGA by executing
DE2_115_Synthesizer\demo_batch\DE2_115_Synthesizer.bat file
Make sure all the switches (SW[9:0]) are set to 0 (Down Position)
Press KEY1 on the DE2-115 board to start the music demo
Press KEY0 on the DE2-115 board to reset the circuit
Note: If the HSMC loopback adapter is mounted, the I2C_SCL will be directly routed back
to I2C_SDA. Because audio chip, TV decoder chip and HSMC share one I2C bus, therefore
audio and video chip won’t function correctly.
101
Table 6-5 and Table 6-6 illustrate the usage of the slide switches, push-button switches (KEYs),
PS/2 Keyboard.
•
Slide Switches and Push-buttons switches
Table 6-5 Usage of the slide switches and push-buttons switches (KEYs)
Signal Name
KEY[0]
KEY[1]
SW[0]
SW[9]
SW[1]
SW[2]
•
Description
Reset Circuit
Repeat the Demo Music
OFF: BRASS, ON: STRING
OFF: DEMO, ON: PS/2 KEYBOARD
Channel-1 ON / OFF
Channel-2 ON / OFF
PS/2 Keyboard
Table 6-6
Signal Name
Q
A
W
S
E
D
F
T
G
Y
H
J
I
K
O
L
P
:
“
Usage of the PS/2 Keyboard Keys
Description
-#4
-5
-#5
-6
-#6
-7
1
#1
2
#2
3
4
#4
5
#5
6
#6
7
+1
102
Figure 6-24 The Setup of the Music Synthesizer Demonstration
6.11 Audio Recording and Playing
This demonstration shows how to implement an audio recorder and player using the DE2-115 board
with the built-in Audio CODEC chip. This demonstration is developed based on SOPC Builder and
Nios II IDE. Figure 6-25 shows the man-machine interface of this demonstration. Two
push-buttons and six slide switches are used for users to configure this audio system: SW0 is used
to specify recording source to be Line-in or MIC-In. SW1 is used to enable/disable MIC Boost
when the recording source is MIC-In. SW2 is used to enable/disable Zero-Cross Detection for audio
playing. SW3, SW4, and SW5 are used to specify recording sample rate as 96K, 48K, 44.1K, 32K,
or 8K. The 16x2 LCD is used to indicate the Recording/Playing status. The 7-SEG is used to
display Recording/Playing duration with time unit in 1/100 second. The LED is used to indicate the
audio signal strength. Table 6-7 and Table 6-8 summarize the usage of Slide switches for
configuring the audio recorder and player.
103
Figure 6-25 Man-Machine Interface of Audio Recorder and Player
Figure 6-26 shows the block diagram of the Audio Recorder and Player design. There are hardware
and software parts in the block diagram. The software part stores the Nios II program in SRAM.
The software part is built by Nios II IDE in C programming language. The hardware part is built by
SOPC Builder under Quartus II. The hardware part includes all the other blocks. The “AUDIO
Controller” is a user-defined SOPC component. It is designed to send audio data to the audio chip
or receive audio data from the audio chip.
The audio chip is programmed through I2C protocol which is implemented in C code. The I2C pins
from audio chip are connected to SOPC System Interconnect Fabric through PIO controllers. In this
example, the audio chip is configured in Master Mode. The audio interface is configured as I2S and
16-bit mode. 18.432MHz clock generated by the PLL is connected to the XTI/MCLK pin of the
audio chip through the AUDIO Controller.
Figure 6-26 Block diagram of the audio recorder and player
104
„ Demonstration Setup, File Locations, and Instructions
•
•
•
•
•
•
•
•
•
•
•
Hardware Project directory: DE2_115_AUDIO
Bit stream used: DE2_115_AUDIO.sof
Software Project directory: DE2_115_AUDIO\software\
Connect an Audio Source to the LINE-IN port of the DE2-115 board.
Connect a Microphone to MIC-IN port on the DE2-115 board.
Connect a speaker or headset to LINE-OUT port on the DE2-115 board.
Load the bit stream into FPGA. (note *1)
Load the Software Execution File into FPGA. (note *1)
Configure audio with the Slide switches.
Press KEY3 on the DE2-115 board to start/stop audio recoding (note *2)
Press KEY2 on the DE2-115 board to start/stop audio playing (note *3)
Note:
(1). Execute DE2_115_AUDIO\demo_batch\audio.bat will download .sof and .elf files.
(2). Recording process will stop if audio buffer is full.
(3). Playing process will stop if audio data is played completely.
(4).If the HSMC loopback adapter is mounted, the I2C_SCL will be directly routed back to
I2C_SDA. Because audio chip, TV decoder chip and HSMC share one I2C bus, therefore audio
and video chip won’t function correctly.
Table 6-7
Slide switches usage for audio source and signal processing setting
Slide Switches
SW0
SW1
SW2
Table 6-8
0 – DOWN Position
Audio is from MIC
Disable MIC Boost
Disable Zero-cross Detection
1 – UP Position
Audio is from LINE-IN
Enable MIC Boost
Enable Zero-cross Detection
Slide switch setting for sample rate switching for audio recorder and player
SW5
SW4
SW3
(0 – DOWN;
(0 – DOWN;
(0 – DOWN;
1- UP)
1-UP)
0
0
0
0
0
1
0
1
1
0
Unlisted combination
Sample Rate
1-UP)
0
1
0
1
0
96K
48K
44.1K
32K
8K
96K
105
6.12 Web Ser ver Demonstration
This design example shows a HTTP server using the sockets interface of the NicheStack™ TCP/IP
Stack Nios II Edition on MicroC/OS-II to serve web content from the DE2-115 board. The server
can process basic requests to serve HTML, JPEG, GIF, PNG, JS, CSS, SWF, ICO files from the
Altera read-only .zip file system. Additionally, it allows users to control various board components
from the web page.
As Part of the Nios II EDS, NicheStack™ TCP/IP Network Stack is a complete networking
software suite designed to provide an optimal solution for network related applications accompany
Nios II.
Using this demo, we assume that you already have a basic knowledge of TCP/IP protocols.
The following describes the related SOPC system. The SOPC system used in this demo contains
Nios II processor, On-Chip memory, JTAG UART, timer, Triple-Speed Ethernet, Scatter-Gather
DMA controller and other peripherals etc. In the configuration page of the Altera Triple-Speed
Ethernet Controller, users can either set the MAC interface as MII or RGMII as shown in Figure
6-27 and Figure 6-28 respectively.
106
Figure 6-27 MII interface MAC Configuration
107
Figure 6-28 RGMII interface MAC Configuration
In the MAC Options tab (See Figure 6-29), users should set up proper values for the PHY chip
88E1111. The MDIO Module should be included, as it is used to generate a 2.5MHz MDC clock for
the PHY chip from the controller's source clock(here a 100MHz clock source is expected) to divide
the MAC control register interface clock to produce the MDC clock output on the MDIO interface.
The MAC control register interface clock frequency is 100MHz and the desired MDC clock
frequency is 2.5MHz, so a host clock divisor of 40 should be used.
108
Figure 6-29 MAC Options Configuration
Once the Triple-Speed Ethernet IP configuration has been set and necessary hardware connections
have been made as shown in Figure 6-30, click on generate.
109
Figure 6-30 SOPC Builder
Figure 6-31 shows the connections for programmable 10/100Mbps Ethernet operation via MII.
Figure 6-31 PHY connected to the MAC via MII
Figure 6-32 shows the connections for programmable 10/100/1000Mbps Ethernet operation via
RGMII.
110
Figure 6-32 PHY connected to the MAC via RGMII
After the SOPC hardware project has been built, develop the SOPC software project, whose basic
architecture is shown in Figure 6-33. The top block contains the Nios II processor and the
necessary hardware to be implemented into the DE2-115 host board. The software device drivers
contain the necessary device drivers needed for the Ethernet and other hardware components to
work. The HAL API block provides the interface for the software device drivers, while the Micro
C/OS-II provides communication services to the NicheStack™ and Web Server. The NicheStack™
TCP/IP Stack software block provides networking services to the application block where it
contains the tasks for Web Server.
111
Nios II Processor
Software Device Drivers
HAL API
MicroC/OS-II
NicheStack TCP/IP Software Component
Application Specific System Initialization
Web Server Application
Figure 6-33 Nios II Program Software Architecture
Finally, the detail descriptions for Software flow chart of the Web Server program are listed in
below:
Firstly, the Web Server program initiates the MAC and net device then calls the get_mac_addr()
function to set the MAC addresses for the PHY. Secondly, it initiates the auto-negotiation process to
check the link between PHY and gateway device. If the link exists, the PHY and gateway devices
will broadcast their transmission parameters, speed, and duplex mode. After the auto-negotiation
process has finished, it will establish the link. Thirdly, the Web Server program will prepare the
transmitting and receiving path for the link. If the path is created successfully, it will call the
get_ip_addr() function to set up the IP address for the network interface. After the IP address is
successfully distributed, the NicheStack™ TCP/IP Stack will start to run for Web Server application.
Figure 6-34 describes this demo setup and connections on DE2-115. The Nios II processor is
running NicheStack™ on the MicroC/OS-II RTOS.
Note: your gateway should support DHCP because it uses DHCP protocol to request a valid
IP from the Gateway, or else you would need to reconfigure the system library to use static IP
assignment. Furthermore, the web server demonstration uses the RGMII or MII interface to
access the TCP/IP. You can switch the MAC Interface via JP1 and JP2 for Ethernet 0 and
112
Ethernet 1 respectively. Table 6-9 shows the project name of web server demonstration for each
Ethernet Port and working mode.
Table 6-9 Demo Directory Paths
PHY
project
directory
ENET0
ENET1
RGMII interface
DE2_115_Web_Server\
DE2_115_WEB_SERVER_RGMII_ENET0
DE2_115_Web_Server\
DE2_115_WEB_SERVER_RGMII_ENET1
MII interface
DE2_115_Web_Server\
DE2_115_WEB_SERVER_MII_ENET0
DE2_115_Web_Server\
DE2_115_WEB_SERVER_MII_ENET1
Interface
„ Demonstration Setup, File Locations, and Instructions
The Following steps describe how to setup a Web Server demonstration on the ENET0 in RGMII
mode.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Project directory: DE2_115_Web_Server\ DE2_115_WEB_SERVER_RGMII_ENET0
Nios II Project workspace: Project directory\software
Bit stream used: DE2_115_WEB_SERVER.sof
Web site content zip file: ro_zipfs.zip
Make sure the PHY device is working on RGMII mode (Short pin 1 and pin 2 of JP1)
Launch Quartus II and download the web server demo bit stream into FPGA
Launch Nios II IDE and open the Nios II Project workspace
Download the web site content zip file into FLASH memory using the Flash Programmer in
Nios II IDE
Plug a CAT 5e cable into the Ethernet port (J4) on the DE2-115 board
Select ‘Run->Run as Nios II Hardware’ in Nios II IDE window to run this project (note *)
Once the LCD on DE2-115 board shows the valid IP address got from Gateway, then launch
your web browser
Input the IP into your browser. (IP is shown on the LCD display)
You will see the brand new DE2-115 webpage on your computer
On the web page, you could access the DE2-115 board’s peripherals from the left sidebar or link
to external pages from the right sidebar. Try check some LEDs on the left sidebar and then press
send will light up the specified LEDs on board. You also could send text to the LCD or set the
value for 7-segment displays on DE2-115 board. Figure 6-35 gives a snapshot of the web server
page
113
Note: Or execute DE2_115_Web_Server\<Web Server Mode-Port
Specific>\demo_batch\web_server.bat for downloading .sof and .elf files.
Figure 6-34 System Principle Diagram
Figure 6-35 Served web page for DE2-115
114
Chapter 7
Appendix
7.1 Revision Histor y
Version
V1.0
V1.01
V1.02
Change Log
Initial Version (Preliminary)
VGA Vertical Timing table correction
SDRAM Table reference modification
Modify Table4-15 Header info.
7.2 Copyright Statement
Copyright © 2010 Terasic Technologies. All rights reserved.
115