2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM

2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
Features
1.35V DDR3L SDRAM RDIMM
MT9KSF25672PZ – 2GB
MT9KSF51272PZ – 4GB
Features
Figure 1: 240-Pin RDIMM (MO-269 R/C A PCB 0692)
• DDR3L functionality and operations supported as
defined in the component data sheet
• 240-pin, registered dual in-line memory module
(RDIMM)
• Fast data transfer rates: PC3-12800, or PC3-10600
• 2GB (256 Meg x 72), or 4GB (512 Meg x 72)
• VDD = 1.35V (1.283–1.45V)
• VDD = 1.5V (1.425–1.575V)
• Backward compatible to V DD = 1.5V ±0.075V
• VDDSPD = 3.0–3.6V
• Supports ECC error detection and correction
• Nominal and dynamic on-die termination (ODT) for
data, strobe, and mask signals
• Single-rank
• On-board I2C temperature sensor with integrated
serial presence-detect (SPD) EEPROM
• Fixed burst chop (BC) of 4 and burst length (BL) of 8
via the mode register set (MRS)
• Selectable BC4 or BL8 on-the-fly (OTF)
• Gold edge contacts
• Halogen-free
• Fly-by topology
• Terminated control, command, and address bus
Module height: 30mm (1.18in)
Figure 2: 240-Pin RDIMM (MO-269 R/C A1 PCB 1486)
Module height: 30mm (1.18in)
Options
Marking
• Operating temperature
– Commercial (0°C ≤ T A ≤ +70°C)
• Package
– 240-pin DIMM (halogen-free)
• Frequency/CAS latency
– 1.25ns @ CL = 11 (DDR3-1600)
– 1.5ns @ CL = 9 (DDR3-1333)
None
Z
-1G6
-1G4
Table 1: Key Timing Parameters
Data Rate (MT/s)
tRCD
tRP
tRC
Speed
Grade
Industry
Nomenclature
CL = 9
CL = 8
CL = 7
CL = 6
CL = 5
(ns)
(ns)
(ns)
-1G6
PC3-12800
1600
1333
1333
1066
1066
800
667
13.125
13.125
48.125
-1G4
PC3-10600
–
1333
1333
1066
1066
800
667
13.125
13.125
49.125
-1G1
PC3-8500
–
–
–
1066
1066
800
667
13.125
13.125
50.625
-1G0
PC3-8500
–
–
–
1066
–
800
667
15
15
52.5
-80B
PC3-6400
–
–
–
–
–
800
667
15
15
52.5
1
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
CL = 11 CL = 10
Products and specifications discussed herein are subject to change by Micron without notice.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
Features
Table 2: Addressing
Parameter
2GB
4GB
8K
8K
32K A[14:0]
64K A[15:0]
Device bank address
8 BA[2:0]
8 BA[2:0]
Device configuration
2Gb (256 Meg x 8)
4Gb (512 Meg x 8)
1K A[9:0]
1K A[9:0]
1 S#0
1 S#0
Refresh count
Row address
Column address
Module rank address
Table 3: Part Numbers and Timing Parameters – 2GB Modules
Base device: MT41K256M8,1 2Gb 1.35V DDR3L SDRAM
Module
Part Number2
Density
Configuration
Module
Bandwidth
Memory Clock/
Data Rate
Clock Cycles
(CL-tRCD-tRP)
MT9KSF25672PZ-1G6__
2GB
256 Meg x 72
12.8 GB/s
1.25ns/1600 MT/s
11-11-11
MT9KSF25672PZ-1G4__
2GB
256 Meg x 72
10.6 GB/s
1.5ns/1333 MT/s
9-9-9
Module
Bandwidth
Memory Clock/
Data Rate
Clock Cycles
(CL-tRCD-tRP)
Table 4: Part Numbers and Timing Parameters – 4GB Modules
Base device: MT41K512M8,1 4Gb 1.35V DDR3L SDRAM
Module
Part Number2
Density
Configuration
MT9KSF51272PZ-1G6__
4GB
512 Meg x 72
12.8 GB/s
1.25ns/1600 MT/s
11-11-11
MT9KSF51272PZ-1G4__
4GB
512 Meg x 72
10.6 GB/s
1.5ns/1333 MT/s
9-9-9
Notes:
1. The data sheet for the base device can be found on Micron’s Web site.
2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MT9KSF51272PZ-1G6P1.
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
2
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
Pin Assignments
Pin Assignments
Table 5: Pin Assignments
240-Pin DDR3 RDIMM Front
240-Pin DDR3 RDIMM Back
Pin Symbol Pin Symbol Pin Symbol Pin Symbol
Pin Symbol Pin Symbol Pin Symbol Pin Symbol
1
VREFDQ
31
DQ25
61
A2
91
DQ41
121
VSS
151
VSS
181
A1
211
VSS
2
VSS
32
VSS
62
VDD
92
VSS
122
DQ4
152
DM3/
TDQS12
182
VDD
212
DM5/
TDQS14
3
DQ0
33
DQS3#
63
NU
93
DQS5#
123
DQ5
153
NF/
183
TDQS12#
VDD
213
NF/
TDQS14#
4
DQ1
34
DQS3
64
NU
94
DQS5
124
VSS
154
VSS
184
CK0
214
VSS
5
VSS
35
VSS
65
VDD
95
VSS
125
DM0/
TDQS9
155
DQ30
185
CK0#
215
DQ46
6
DQS0#
36
DQ26
66
VDD
96
DQ42
126
NF/
TDQS9#
156
DQ31
186
VDD
216
DQ47
7
DQS0
37
DQ27
67
VREFCA
97
DQ43
127
VSS
157
VSS
187
EVENT#
217
VSS
8
VSS
38
VSS
68
Par_In
98
VSS
128
DQ6
158
CB4
188
A0
218
DQ52
9
DQ2
39
CB0
69
VDD
99
DQ48
129
DQ7
159
CB5
189
VDD
219
DQ53
10
DQ3
40
CB1
70
A10
100
DQ49
130
VSS
160
VSS
190
BA1
220
VSS
11
VSS
41
VSS
71
BA0
101
VSS
131
DQ12
161
DM8/
TDQS17
191
VDD
221
DM6/
TDQS15
12
DQ8
42
DQS8#
72
VDD
102
DQS6#
132
DQ13
162
NF/
192
TDQS17#
RAS#
222
NF/
TDQS15#
13
DQ9
43
DQS8
73
WE#
103
DQS6
133
VSS
163
VSS
193
S0#
223
VSS
14
VSS
44
VSS
74
CAS#
104
VSS
134
DM1/
TDQS10
164
CB6
194
VDD
224
DQ54
15
DQS1#
45
CB2
75
VDD
105
DQ50
135
NF/
165
TDQS10#
CB7
195
ODT0
225
DQ55
16
DQS1
46
CB3
76
S1
106
DQ51
136
VSS
166
VSS
196
A13
226
VSS
17
VSS
47
VSS
77
ODT1
107
VSS
137
DQ14
167
NC
197
VDD
227
DQ60
18
DQ10
48
VTT
78
VDD
108
DQ56
138
DQ15
168
RESET#
198
NC
228
DQ61
19
DQ11
49
VTT
79
NC
109
DQ57
139
VSS
169
NC
199
VSS
229
VSS
20
VSS
50
CKE0
80
VSS
110
VSS
140
DQ20
170
VDD
200
DQ36
230
DM7/
TDQS16
21
DQ16
51
VDD
81
DQ32
111
DQS7#
141
DQ21
171
A15
201
DQ37
231
NF/
TDQS16#
22
DQ17
52
BA2
82
DQ33
112
DQS7
142
VSS
172
A14
202
VSS
232
VSS
23
VSS
53
Err_Out#
83
VSS
113
VSS
143
DM2/
TDQS11
173
VDD
203
DM4/
TDQS13
233
DQ62
24
DQS2#
54
VDD
84
DQS4#
114
DQ58
144
NF/
174
TDQS11#
A12
204
NF/
234
TDQS13#
DQ63
25
DQS2
55
A11
85
DQS4
115
DQ59
145
26
VSS
56
A7
86
VSS
116
VSS
27
DQ18
57
VDD
87
DQ34
117
SA0
28
DQ19
58
A5
88
DQ35
118
SCL
VSS
175
A9
205
VSS
235
VSS
146
DQ22
176
VDD
147
DQ23#
177
A8
206
DQ38
236
VDDSPD
207
DQ39
237
148
VSS
178
A6
SA1
208
VSS
238
SDA
29
VSS
59
A4
89
VSS
119
SA2
149
DQ28
179
VDD
209
DQ44
239
VSS
30
DQ24
60
VDD
90
DQ40
120
VTT
150
DQ29
180
A3
210
DQ45
240
VTT
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
3
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
Pin Descriptions
Pin Descriptions
The pin description table below is a comprehensive list of all possible pins for all DDR3
modules. All pins listed may not be supported on this module. See Pin Assignments for
information specific to this module.
Table 6: Pin Descriptions
Symbol
Type
Description
Ax
Input
Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location
out of the memory array in the respective bank. A10 sampled during a PRECHARGE
command determines whether the PRECHARGE applies to one bank (A10 LOW, bank
selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code
during a LOAD MODE command. See the Pin Assignments table for density-specific addressing information.
BAx
Input
Bank address inputs: Define the device bank to which an ACTIVE, READ, WRITE, or
PRECHARGE command is being applied. BA define which mode register (MR0, MR1,
MR2, or MR3) is loaded during the LOAD MODE command.
CKx,
CKx#
Input
Clock: Differential clock inputs. All control, command, and address input signals are
sampled on the crossing of the positive edge of CK and the negative edge of CK#.
CKEx
Input
Clock enable: Enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM.
DMx
Input
Data mask (x8 devices only): DM is an input mask signal for write data. Input data
is masked when DM is sampled HIGH, along with that input data, during a write access. Although DM pins are input-only, DM loading is designed to match that of the
DQ and DQS pins.
ODTx
Input
On-die termination: Enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation,
ODT is only applied to the following pins: DQ, DQS, DQS#, DM, and CB. The ODT input
will be ignored if disabled via the LOAD MODE command.
Par_In
Input
Parity input: Parity bit for Ax, RAS#, CAS#, and WE#.
RAS#, CAS#, WE#
Input
Command inputs: RAS#, CAS#, and WE# (along with S#) define the command being
entered.
RESET#
Input
(LVCMOS)
Reset: RESET# is an active LOW asychronous input that is connected to each DRAM
and the registering clock driver. After RESET# goes HIGH, the DRAM must be reinitialized as though a normal power-up was executed.
Sx#
Input
Chip select: Enables (registered LOW) and disables (registered HIGH) the command
decoder.
SAx
Input
Serial address inputs: Used to configure the temperature sensor/SPD EEPROM address range on the I2C bus.
SCL
Input
Serial clock for temperature sensor/SPD EEPROM: Used to synchronize communication to and from the temperature sensor/SPD EEPROM on the I2C bus.
CBx
I/O
Check bits: Used for system error detection and correction.
DQx
I/O
Data input/output: Bidirectional data bus.
DQSx,
DQSx#
I/O
Data strobe: Differential data strobes. Output with read data; edge-aligned with
read data; input with write data; center-aligned with write data.
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
4
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
Pin Descriptions
Table 6: Pin Descriptions (Continued)
Symbol
Type
SDA
I/O
Description
Serial data: Used to transfer addresses and data into and out of the temperature sensor/SPD EEPROM on the I2C bus.
TDQSx,
TDQSx#
Output
Redundant data strobe (x8 devices only): TDQS is enabled/disabled via the LOAD
MODE command to the extended mode register (EMR). When TDQS is enabled, DM is
disabled and TDQS and TDQS# provide termination resistance; otherwise, TDQS# are
no function.
Err_Out#
Output
Parity error output: Parity error found on the command and address bus.
(open drain)
EVENT#
Output
Temperature event: The EVENT# pin is asserted by the temperature sensor when crit(open drain) ical temperature thresholds have been exceeded.
VDD
Supply
Power supply: 1.35V (1.283–1.45V) backward-compatible to 1.5V (1.425–1.575V). The
component VDD and VDDQ are connected to the module VDD.
VDDSPD
Supply
Temperature sensor/SPD EEPROM power supply: 3.0–3.6V.
VREFCA
Supply
Reference voltage: Control, command, and address VDD/2.
VREFDQ
Supply
Reference voltage: DQ, DM VDD/2.
VSS
Supply
Ground.
VTT
Supply
Termination voltage: Used for control, command, and address VDD/2.
NC
–
No connect: These pins are not connected on the module.
NF
–
No function: These pins are connected within the module, but provide no functionality.
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
5
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
DQ Maps
DQ Maps
Table 7: Component-to-Module DQ Map, PCB 0692 (R/C A)
Component
Reference
Number
Component
DQ
U1
U5
U7
U10
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
Module DQ
Module Pin
Number
Component
Reference
Number
Component
DQ
Module DQ
Module Pin
Number
0
10
18
U2
0
26
36
1
13
132
1
29
150
2
15
138
2
27
37
3
9
13
3
25
31
4
14
137
4
30
155
5
12
131
5
28
149
6
11
19
6
31
156
7
8
12
7
24
30
0
34
87
0
50
105
1
37
201
1
53
219
2
39
207
2
55
225
3
33
82
3
49
100
4
38
206
4
54
224
5
36
200
5
52
218
6
35
88
6
51
106
7
32
81
7
48
99
0
57
109
0
45
210
1
62
233
1
42
96
2
56
108
2
40
90
3
59
115
3
47
216
4
61
228
4
41
91
5
63
234
5
43
97
6
60
227
6
44
209
7
58
114
7
46
215
0
CB1
40
0
21
141
1
CB7
165
1
18
27
2
CB0
39
2
17
22
3
CB2
45
3
19
28
4
CB5
159
4
20
140
5
CB3
46
5
23
147
6
CB4
158
6
16
21
7
CB6
164
7
22
146
U6
U8
U11
6
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
DQ Maps
Table 7: Component-to-Module DQ Map, PCB 0692 (R/C A) (Continued)
Component
Reference
Number
Component
DQ
Module DQ
Module Pin
Number
U12
0
5
123
1
2
9
2
1
4
3
6
128
4
4
122
5
3
10
6
0
3
7
7
129
Component
Reference
Number
Component
DQ
Module DQ
Module Pin
Number
Module Pin
Number
Table 8: Component-to-Module DQ Map, PCB 1486 (R/C A1)
Component
Reference
Number
Component
DQ
Module DQ
U2
0
1
U5
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
Module Pin
Number
Component
Reference
Number
Component
DQ
Module DQ
10
18
U3
0
26
36
13
132
1
29
150
2
15
138
2
27
37
3
9
13
3
25
31
4
14
137
4
30
155
5
12
131
5
28
149
6
11
19
6
31
156
7
8
12
7
24
30
0
34
87
0
50
105
1
37
201
1
53
219
2
39
207
2
55
225
3
33
82
3
49
100
4
38
206
4
54
224
5
36
200
5
52
218
6
35
88
6
51
106
7
32
81
7
48
99
U6
7
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
DQ Maps
Table 8: Component-to-Module DQ Map, PCB 1486 (R/C A1) (Continued)
Component
Reference
Number
Component
DQ
U8
U10
U12
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
Module DQ
Module Pin
Number
Component
Reference
Number
Component
DQ
Module DQ
Module Pin
Number
0
57
109
U9
0
45
210
1
62
233
1
42
96
2
56
108
2
40
90
3
59
115
3
47
216
4
61
228
4
41
91
5
63
234
5
43
97
6
60
227
6
44
209
7
58
114
7
46
215
0
CB1
40
0
21
141
1
CB7
165
1
18
27
2
CB0
39
2
17
22
3
CB2
45
3
19
28
4
CB5
159
4
20
140
5
CB3
46
5
23
147
6
CB4
158
6
16
21
7
CB6
164
7
22
146
0
5
123
1
2
9
2
1
4
3
6
128
4
4
122
5
3
10
6
0
3
7
7
129
U11
8
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
Functional Block Diagrams
Functional Block Diagrams
Figure 3: Functional Block Diagram, PCB 0692 (R/C A)
RS0#
DQS0
DQS0#
DQS9
DQS9#
DQS4
DQS4#
DQS13
DQS13#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
VSS
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
U4
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
U12
VSS
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
U5
DQS5
DQS5#
DQS14
DQS14#
DQS1
DQS1#
DQS10
DQS10#
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
VSS
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
VSS
VSS
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
ODT1
CK0
CK0#
U8
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
VSS
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
VSS
DQS3
DQS3#
DQS12
DQS12#
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
VSS
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
U2
CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7
VSS
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
VSS
DQS8
DQS8#
DQS17
DQS17#
SCL
U10
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
RS0#, RCKE0, RA[15/14/13:0],
RRAS#, RCAS#, RWE#,
RODT0, RBA[2:0]
U6
DDR3
SDRAM
VTT
DDR3
SDRAM
CK0[A:B]
CK0#[A:B]
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
VDDSPD
VDD
VTT
U7
VDD
SPD EEPROM/
Temperature Sensor
DDR3 SDRAM
Control, command and
address termination
Vref CA
DDR3 SDRAM
Vref DQ
DDR3 SDRAM
VSS
DDR3 SDRAM
SPD EEPROM/
Temperature
sensor
EVT A0
SDA
A1 A2
SA0 SA1 SA2
EVENT#
Note:
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
DDR3 SDRAM
CK0#[A:B]
U3
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
CK0[A:B]
DDR3 SDRAM
DQS7
DQS7#
DQS16
DQS16#
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
P
L
L
Command, control, address, and clock line terminations:
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
U11
a
n
d
RESET#
DQS6
DQS6#
DQS15
DQS15#
DQS2
DQS2#
DQS11
DQS11#
RS0#: DDR3 SDRAM
RBA[2:0]: DDR3 SDRAM
RA[15/14/13:0]: DDR3 SDRAM
RRAS#: DDR3 SDRAM
RCAS#: DDR3 SDRAM
RWE#: DDR3 SDRAM
RCKE0: DDR3 SDRAM
RODT0: DDR3 SDRAM
Err _Out #
R
e
g
i
s
t
e
r
CKE1
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
U1
S1#
S0#
BA[2:0]
A[15:0]
RAS#
CAS#
WE#
CKE0
ODT0
Par _In
1. The ZQ ball on each DDR3 component is connected to an external 240Ω ±1% resistor
that is tied to ground. It is used for the calibration of the component’s ODT and output
driver.
9
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
Functional Block Diagrams
Figure 4: Functional Block Diagram, PCB 1486 (R/C A1)
RS0#
DQS0
DQS0#
DQS9
DQS9#
DQS4
DQS4#
DQS13
DQS13#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
VSS
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
U5
DQS5
DQS5#
DQS14
DQS14#
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
VSS
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
VSS
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
VSS
CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7
VSS
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
U11
DQS7
DQS7#
DQS16
DQS16#
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
U3
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
VSS
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
VSS
CK0[A:B]
DDR3 SDRAM
CK0#[A:B]
RESET#
DDR3 SDRAM
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
RS0#, RCKE0, RA[15/14/13:0],
RRAS#, RCAS#, RWE#,
RODT0, RBA[2:0]
U6
DDR3
SDRAM
VTT
DDR3
SDRAM
CK0[A:B]
CK0#[A:B]
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
VDDSPD
VDD
VTT
U8
VDD
SPD EEPROM/
Temperature sensor
DDR3 SDRAM
Conrol, command and
address termination
VREFCA
DDR3 SDRAM
VREFDQ
DDR3 SDRAM
VSS
DDR3 SDRAM
SPD EEPROM/
Temperature
sensor
EVT A0
SDA
A1 A2
SA0 SA1 SA2
EVENT#
Note:
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
P
L
L
U1
SCL
U10
a
n
d
Command, control, address, and clock line terminations:
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
ZQ
ODT1
CK0
CK0#
U9
RS0#: DDR3 SDRAM
RBA[2:0]: DDR3 SDRAM
RA[15/14/13:0]: DDR3 SDRAM
RRAS#: DDR3 SDRAM
RCAS#: DDR3 SDRAM
RWE#: DDR3 SDRAM
RCKE0: DDR3 SDRAM
RODT0: DDR3 SDRAM
Err _Out #
R
e
g
i
s
t
e
r
VSS
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
DQS6
DQS6#
DQS15
DQS15#
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
S1#
S0#
BA[2:0]
A[15:0]
RAS#
CAS#
WE#
CKE0
ODT0
Par _In
CKE1
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
VSS
U2
DQS2
DQS2#
DQS11
DQS11#
DQS8
DQS8#
DQS17
DQS17#
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
VSS
U12
DQS1
DQS1#
DQS10
DQS10#
DQS3
DQS3#
DQS12
DQS12#
U4
DM/
NF/ CS# DQS DQS#
TDQS TDQS#
1. The ZQ ball on each DDR3 component is connected to an external 240Ω ±1% resistor
that is tied to ground. It is used for the calibration of the component’s ODT and output
driver.
10
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
General Description
General Description
DDR3 SDRAM modules are high-speed, CMOS dynamic random access memory modules that use internally configured 8-bank DDR3 SDRAM devices. DDR3 SDRAM modules use DDR architecture to achieve high-speed operation. DDR3 architecture is essentially an 8n-prefetch architecture with an interface designed to transfer two data words
per clock cycle at the I/O pins. A single read or write access for the DDR3 SDRAM module effectively consists of a single 8n-bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding n-bit-wide, one-half-clock-cycle data transfers
at the I/O pins.
DDR3 modules use two sets of differential signals: DQS, DQS# to capture data and CK
and CK# to capture commands, addresses, and control signals. Differential clocks and
data strobes ensure exceptional noise immunity for these signals and provide precise
crossing points to capture input signals.
Fly-By Topology
DDR3 modules use faster clock speeds than earlier DDR technologies, making signal
quality more important than ever. For improved signal quality, the clock, control, command, and address buses have been routed in a fly-by topology, where each clock, control, command, and address pin on each DRAM is connected to a single trace and terminated (rather than a tree structure, where the termination is off the module near the
connector). Inherent to fly-by topology, the timing skew between the clock and DQS signals can be easily accounted for by using the write-leveling feature of DDR3.
Registering Clock Driver Operation
Registered DDR3 SDRAM modules use a registering clock driver device consisting of a
register and a phase-lock loop (PLL). The device complies with the JEDEC standard
"Definition of the SSTE32882 Registering Clock Driver with Parity and Quad Chip Selects for DDR3 RDIMM Applications."
The register section of the registering clock driver latches command and address input
signals on the rising clock edge. The PLL section of the registering clock driver receives
and redrives the differential clock signals (CK, CK#) to the DDR3 SDRAM devices. The
register(s) and PLL reduce clock, control, command, and address signals loading by isolating DRAM from the system controller.
Parity Operations
The registering clock driver includes an even parity function for checking parity. The
memory controller accepts a parity bit at the Par_In input and compares it with the data
received on A[15:0], BA[2:0], RAS#, CAS#, and WE#. Valid parity is defined as an even
number of ones (1s) across the address and command inputs (A[15:0], BA[2:0], RAS#,
CAS#, and WE#) combined with Par_In. Parity errors are flagged on Err_Out#.
Address and command parity is checked during all DRAM operations and during control word WRITE operations to the registering clock driver. For SDRAM operations, the
address is still propagated to the SDRAM even when there is a parity error. When writing to the internal control words of the registering clock driver, the write will be ignored
if parity is not valid. For this reason, systems must connect the Par_In pins on the
DIMM and provide correct parity when writing to the registering clock driver control
word configuration registers.
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
11
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
Temperature Sensor with Serial Presence-Detect EEPROM
Temperature Sensor with Serial Presence-Detect EEPROM
Thermal Sensor Operations
The temperature from the integrated thermal sensor is monitored and converts into a
digital word via the I2C bus. System designers can use the user-programmable registers
to create a custom temperature-sensing solution based on system requirements. Programming and configuration details comply with JEDEC standard No. 21-C page 4.7-1,
"Definition of the TSE2002av, Serial Presence Detect with Temperature Sensor."
Serial Presence-Detect EEPROM Operation
DDR3 SDRAM modules incorporate serial presence-detect. The SPD data is stored in a
256-byte EEPROM. The first 128 bytes are programmed by Micron to comply with JEDEC standard JC-45, "Appendix X: Serial Presence Detect (SPD) for DDR3 SDRAM Modules." These bytes identify module-specific timing parameters, configuration information, and physical attributes. The remaining 128 bytes of storage are available for use by
the customer. System READ/WRITE operations between the master (system logic) and
the slave EEPROM device occur via a standard I2C bus using the DIMM’s SCL (clock)
SDA (data), and SA (address) pins. Write protect (WP) is connected to V SS, permanently
disabling hardware write protection. For further information refer to Micron technical
note TN-04-42, "Memory Module Serial Presence-Detect."
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
12
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
Electrical Specifications
Electrical Specifications
Stresses greater than those listed may cause permanent damage to the module. This is a
stress rating only, and functional operation of the module at these or any other conditions outside those indicated in each device's data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.
Table 9: Absolute Maximum Ratings
Symbol
Parameter
Min
Max
Units
VDD
VDD supply voltage relative to VSS
–0.4
1.975
V
VIN, VOUT
Voltage on any pin relative to VSS
–0.4
1.975
V
Table 10: Operating Conditions
Symbol Parameter
Min
Nom
Max
Units
1.283
1.35
1.45
V
1.425
1.5
1.575
V
VREFCA(DC) Input reference voltage command/address bus
0.49 × VDD
0.5 × VDD
0.51 × VDD
V
VREFDQ(DC) I/O reference voltage DQ bus
0.49 × VDD
0.5 × VDD
0.51 × VDD
V
–600
–
600
mA
0.49 × VDD 20mV
0.5 × VDD
0.51 × VDD +
20mV
V
2
–
–
–
µA
6
Output leakage current; 0V ≤ VOUT DQ, DQS,
≤ VDD; DQ and ODT are disabled;
DQS#
ODT is HIGH
–5
0
5
µA
VREF supply leakage current; VREFDQ = VDD/2 or
VREFCA = VDD/2 (All other pins not under test = 0V)
–9
0
9
µA
TA
Module ambient operating temperature
Commercial
0
–
70
°C
3, 4
TC
DDR3 SDRAM component case op- Commercial
erating temperature
0
–
95
°C
3, 4, 5
VDD
VDD supply voltage
IVTT
Termination reference current from VTT
VTT
Termination reference voltage (DC) – command/
address bus
II
IOZ
IVREF
Input leakage current; Any input
0V ≤ VIN ≤ VDD; VREF input 0V ≤ VIN
≤ 0.95V (All other pins not under
test = 0V)
Notes:
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
Address inputs, RAS#,
CAS#, WE#,
S#, CKE, ODT,
BA, CK, CK#
Notes
1
1. Module is backward-compatible with 1.5V operation. Refer to device specification for
details and operation guidance.
2. VTT termination voltage in excess of the stated limit will adversely affect the command
and address signals’ voltage margin and will reduce timing margins.
3. TA and TC are simultaneous requirements.
4. For further information, refer to technical note TN-00-08: “Thermal Applications,”
available on Micron’s Web site.
5. The refresh rate is required to double when 85°C < TC ≤ 95°C.
6. Inputs are terminated to VDD/2. Input current is dependent on terminating resistance selected in register.
13
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
DRAM Operating Conditions
DRAM Operating Conditions
Recommended AC operating conditions are given in the DDR3 component data sheets.
Component specifications are available at micron.com. Module speed grades correlate
with component speed grades, as shown below.
Table 11: Module and Component Speed Grades
DDR3 components may exceed the listed module speed grades; module may not be available in all listed speed grades
Module Speed Grade
Component Speed Grade
-2G1
-093
-1G9
-107
-1G6
-125
-1G4
-15E
-1G1
-187E
-1G0
-187
-80C
-25E
-80B
-25
Design Considerations
Simulations
Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length
matching, and decoupling. However, good signal integrity starts at the system level.
Micron encourages designers to simulate the signal characteristics of the system's
memory bus to ensure adequate signal integrity of the entire memory system.
Power
Operating voltages are specified at the DRAM, not at the edge connector of the module.
Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
14
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
IDD Specifications
IDD Specifications
Table 12: DDR3 IDD Specifications and Conditions – 2GB (Die Revision K)
Values are for the MT41K256M8 DDR3L SDRAM only and are computed from values specified in the 2Gb (256 Meg x 8)
1.35V component data sheet
Parameter
Symbol
1600
1333
Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE
IDD0
351
342
mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE
IDD1
468
450
mA
Precharge power-down current: Slow exit
IDD2P0
108
108
mA
Precharge power-down current: Fast exit
IDD2P1
126
126
mA
Precharge quiet standby current
IDD2Q
180
180
mA
Precharge standby current
IDD2N
189
189
mA
Precharge standby ODT current
IDD2NT
279
261
mA
Active power-down current
IDD3P
189
189
mA
Active standby current
IDD3N
288
270
mA
Burst read operating current
IDD4R
846
738
mA
Burst write operating current
IDD4W
873
765
mA
Refresh current
IDD5B
1620
1611
mA
Self refresh temperature current: MAX TC = 85°C
IDD6
108
108
mA
IDD6ET
135
135
mA
All banks interleaved read current
IDD7
1404
1350
mA
Reset current
IDD8
126
126
mA
Self refresh temperature current (SRT-enabled): MAX TC = 95°C
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
15
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
IDD Specifications
Table 13: DDR3 IDD Specifications and Conditions – 4GB (Die Revision E)
Values are for the MT41K512M8 DDR3L SDRAM only and are computed from values specified in the 4Gb (512 Meg x 8)
1.35V component data sheet
Parameter
Symbol
1600
1333
Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE
IDD0
495
423
mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE
IDD1
594
558
mA
Precharge power-down current: Slow exit
IDD2P0
162
162
mA
Precharge power-down current: Fast exit
IDD2P1
288
252
mA
Precharge quiet standby current
IDD2Q
288
252
mA
Precharge standby current
IDD2N
288
261
mA
Precharge standby ODT current
IDD2NT
351
315
mA
Active power-down current
IDD3P
342
315
mA
Active standby current
IDD3N
342
315
mA
Burst read operating current
IDD4R
1413
1260
mA
Burst write operating current
IDD4W
1125
990
mA
Refresh current
IDD5B
2115
2052
mA
Self refresh temperature current: MAX TC = 85°C
IDD6
180
180
mA
IDD6ET
225
225
mA
All banks interleaved read current
IDD7
1980
1710
mA
Reset current
IDD8
180
180
mA
Self refresh temperature current (SRT-enabled): MAX TC = 95°C
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
16
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
IDD Specifications
Table 14: DDR3 IDD Specifications and Conditions – 4GB (Die Revision P)
Values are for the MT41K512M8 DDR3L SDRAM only and are computed from values specified in the 4Gb (512 Meg x 8)
1.35V component data sheet
Parameter
Symbol
1600
Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE
IDD0
252
mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE
IDD1
387
mA
Precharge power-down current: Slow exit
IDD2P0
90
mA
Precharge power-down current: Fast exit
IDD2P1
99
mA
Precharge quiet standby current
IDD2Q
135
mA
Precharge standby current
IDD2N
144
mA
Precharge standby ODT current
IDD2NT
180
mA
Active power-down current
IDD3P
135
mA
Active standby current
IDD3N
180
mA
Burst read operating current
IDD4R
810
mA
Burst write operating current
IDD4W
909
mA
Refresh current
IDD5B
1368
mA
Self refresh temperature current: MAX TC = 85°C
IDD6
135
mA
IDD6ET
207
mA
All banks interleaved read current
IDD7
1170
mA
Reset current
IDD8
117
mA
Self refresh temperature current (SRT-enabled): MAX TC = 95°C
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
17
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
Registering Clock Driver Specifications
Registering Clock Driver Specifications
Table 15: Registering Clock Driver Electrical Characteristics
SSTE32882 devices or equivalent; Note 1 applies to entire table
Parameter
Symbol
Pins
Min
Nom
DC supply voltage
VDD
–
Max
Units Notes
1.283
1.35
1.45
V
1.425
1.5
1.575
V
DC reference voltage
VREF
–
0.49 × VDD - 20mV
0.5 × VDD
0.51 × VDD + 20mV
V
DC termination
voltage
VTT
–
0.49 × VDD - 20mV
0.5 × VDD
0.51 × VDD + 20mV
V
AC high-level input
voltage
VIH(AC)
Control, command,
address
VREF + 175mV
–
VDD + 400mV
V
AC low-level input
voltage
VIL(AC)
Control, command,
address
–0.4
–
VREF - 175mV
V
DC high-level input
voltage
VIH(DC)
Control, command,
address
VREF + 100mV
–
VDD + 0.4
V
DC low-level input
voltage
VIL(DC)
Control, command,
address
–0.4
–
VREF - 100mV
V
High-level input
voltage
VIH(CMOS)
RESET#, MIRROR
0.65 × VDD
–
VDD
V
Low-level input
voltage
VIL(CMOS)
RESET#, MIRROR
0
–
0.35 × VDD
V
Differential input
crosspoint voltage
range
VIX(AC)
CK, CK#, FBIN, FBIN#
0.5 × VDD - 175mV
0.5 × VDD
0.5 × VDD + 175mV
V
Differential input
voltage
VID(AC)
CK, CK#
350
–
VDD + TBD
mV
High-level output
current
IOH
Err_Out#
–
–
TBD
mA
Low-level output
current
IOL
Err_Out#
TBD
–
TBD
mA
Notes:
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
2
1. Timing and switching specifications for the register listed are critical for proper operation of the DDR3 SDRAM RDIMMs. These are meant to be a subset of the parameters for
the specific device used on the module.
2. The register is backward-compatible with 1.5V operation. Refer to device specification
for details and operation guidance.
18
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
Temperature Sensor with Serial Presence-Detect EEPROM
Temperature Sensor with Serial Presence-Detect EEPROM
The temperature sensor continuously monitors the module's temperature and can be
read back at any time over the I2C bus shared with the SPD EEPROM. Refer to JEDEC
standard No. 21-C page 4.7-1, "Definition of the TSE2002av, Serial Presence Detect with
Temperature Sensor."
Serial Presence-Detect
For the latest SPD data, refer to Micron's SPD page: micron.com/SPD.
Table 16: Temperature Sensor with SPD EEPROM Operating Conditions
Parameter/Condition
Symbol
Min
Max
Units
VDDSPD
3.0
3.6
V
Supply current: VDD = 3.3V
IDD
–
2.0
mA
Input high voltage: Logic 1; SCL, SDA
VIH
VDDSPD x 0.7
VDDSPD + 1
V
Input low voltage: Logic 0; SCL, SDA
VIL
–0.5
VDDSPD x 0.3
V
Output low voltage: IOUT = 2.1mA
VOL
–
0.4
V
Input current
IIN
–5.0
5.0
µA
Temperature sensing range
–
–40
125
°C
Temperature sensor accuracy (class B)
–
–1.0
1.0
°C
Supply voltage
Table 17: Temperature Sensor and SPD EEPROM Serial Interface Timing
Parameter/Condition
Symbol
Min
Max
Units
tBUF
4.7
–
µs
SDA fall time
tF
20
300
ns
SDA rise time
tR
–
1000
ns
tHD:DAT
200
900
ns
Time bus must be free before a new transition can
start
Data hold time
Start condition hold time
tH:STA
4.0
–
µs
Clock HIGH period
tHIGH
4.0
50
µs
Clock LOW period
tLOW
4.7
–
µs
tSCL
10
100
kHz
Data setup time
tSU:DAT
250
–
ns
Start condition setup time
tSU:STA
4.7
–
µs
Stop condition setup time
tSU:STO
4.0
–
µs
SCL clock frequency
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
19
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
Temperature Sensor with Serial Presence-Detect EEPROM
EVENT# Pin
The temperature sensor also adds the EVENT# pin (open-drain). Not used by the SPD
EEPROM, EVENT# is a temperature sensor output used to flag critical events that can be
set up in the sensor’s configuration register.
EVENT# has three defined modes of operation: interrupt mode, compare mode, and
critical temperature mode. Event thresholds are programmed in the 0x01 register using
a hysteresis. The alarm window provides a comparison window, with upper and lower
limits set in the alarm upper boundary register and the alarm lower boundary register,
respectively. When the alarm window is enabled, EVENT# will trigger whenever the
temperature is outside the MIN or MAX values set by the user.
The interrupt mode enables software to reset EVENT# after a critical temperature
threshold has been detected. Threshold points are set in the configuration register by
the user. This mode triggers the critical temperature limit and both the MIN and MAX of
the temperature window.
The compare mode is similar to the interrupt mode, except EVENT# cannot be reset by
the user and returns to the logic HIGH state only when the temperature falls below the
programmed thresholds.
Critical temperature mode triggers EVENT# only when the temperature has exceeded
the programmed critical trip point. When the critical trip point has been reached, the
temperature sensor goes into comparator mode, and the critical EVENT# cannot be
cleared through software.
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
20
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
Module Dimensions
Module Dimensions
Figure 5: 240-Pin DDR3 RDIMM, PCB 0692 (R/C A)
Front view
4.0 (0.157)
MAX
133.50 (5.256)
133.20 (5.244)
0.9 (0.035) TYP
U3
0.50 (0.02) R
(4X)
U1
0.75 (0.03) R
(8X)
U2
U4
U5
U6
30.50 (1.20)
23.3 (0.92) 29.85 (1.175)
TYP
2.50 (0.098) D
(2X)
17.3 (0.68)
TYP
2.30 (0.091) TYP
0.76 (0.030) R
Pin 1
2.20 (0.087) TYP
1.0 (0.039)
TYP
1.45 (0.057) TYP
9.5 (0.374)
TYP
0.80 (0.031)
TYP
1.37 (0.054)
1.17 (0.046)
Pin 120
54.68 (2.15)
TYP
123.0 (4.84)
TYP
15.0 (0.59)
TYP
(4X)
1.0 (0.039) R (8X)
Back view
5.1 (0.2) TYP
3.1 (0.122) 2X TYP
U7
U10
U8
U11
U12
3.0 (0.118) 4X TYP
3.05 (0.12) TYP
Pin 240
Notes:
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
Pin 121
5.0 (0.197) TYP
47.0 (1.85)
TYP
71.0 (2.79)
TYP
1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
2. The dimensional diagram is for reference only.
21
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.
2GB, 4GB (x72, ECC, SR) 240-Pin DDR3L RDIMM
Module Dimensions
Figure 6: 240-Pin DDR3 RDIMM, PCB 1486 (R/C A1)
Front view
4.0 (0.157)
MAX
133.50 (5.256)
133.20 (5.244)
U1
0.75 (0.03) R
(8X)
U2
U3
U4
U5
U6
30.50 (1.20)
29.85 (1.175)
17.3 (0.68)
TYP
2.50 (0.098) D
(2X)
2.30 (0.091) TYP
0.76 (0.030) R
Pin 1
2.20 (0.087) TYP
1.0 (0.039)
TYP
1.45 (0.057) TYP
9.5 (0.374)
TYP
0.80 (0.031)
TYP
1.37 (0.054)
1.17 (0.046)
Pin 120
54.68 (2.15)
TYP
123.0 (4.84)
TYP
Back view
0.6 (0.024) x 45° (4X)
U8
U9
U10
U11
U12
3.0 (0.118) 4X TYP
3.05 (0.12) TYP
Pin 240
47.0 (1.85)
TYP
71.0 (2.79)
TYP
Notes:
Pin 121
5.0 (0.197) TYP
1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
2. The dimensional diagram is for reference only.
8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000
www.micron.com/products/support Sales inquiries: 800-932-4992
Micron and the Micron logo are trademarks of Micron Technology, Inc.
All other trademarks are the property of their respective owners.
This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein.
Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.
PDF: 09005aef83b2f73b
ksf9c256_512x72pz.pdf - Rev. I 7/15 EN
22
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2009 Micron Technology, Inc. All rights reserved.