ds90540-ds07-13703-5e.pdf

FUJITSU SEMICONDUCTOR
DATA SHEET
DS07-13703-5E
16-bit Proprietary Microcontroller
CMOS
F2MC-16LX MB90540/G/545/G Series
MB90F543/F549/V540
MB90F543G(S)/F546G(S)/F548G(S)/F549G(S)/549G(S)/V540G
MB90543G(S)/547G(S)/548G(S)/F548GL(S)
■ DESCRIPTION
The MB90540/545 series with FULL-CAN*1 and FLASH ROM is specially designed for automotive and industrial
applications. Its main features are two on board CAN Interfaces (one for MB90V545 series) , which conform to
V2.0 Part A and Part B, supporting very flexible message buffer scheme and so offering more functions than a
normal full CAN approach. The instruction set by F2MC-16LX CPU core inherits an AT architecture of the F2MC*2
family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions.The micro controller has a 32-bit accumulator
for processing long word data.The MB90540/545 series has peripheral resources of 8/10-bit A/D converters,
UART (SCI) , extended I/O serial interfaces, 8/16-bit timer, I/O timer (input capture (ICU) , output compare (OCU) ) .
*1 : Controller Area Network (CAN) -License of Robert Bosch GmbH.
*2 : F2MC stands for FUJITSU Flexible Microcontroller.
■ FEATURES
• Clock
Embedded PLL clock multiplication circuit
Operating clock (PLL clock) can be selected from : divided-by-2 of oscillation or one to four times the oscillation
Minimum instruction execution time : 62.5 ns (operation at oscillation of 4 MHz, four times the oscillation clock)
Subsystem Clock : 32 kHz
(Continued)
■ PACKAGES
(Continued)
100-pin Plastic QFP
100-pin Plastic LQFP
(FPT-100P-M06)
(FPT-100P-M05)
MB90540/540G/545/545G Series
• Instruction set to optimize controller applications
Rich data types (bit, byte, word, long word)
Rich addressing mode (23 types)
Enhanced signed multiplication/division instruction and RETI instruction functions
Enhanced precision calculation realized by the 32-bit accumulator
• Instruction set designed for high level language (C language) and multi-task operations
Adoption of system stack pointer
Enhanced pointer indirect instructions
Barrel shift instructions
• Program patch function (for two address pointers)
• Enhanced execution speed : 4-byte Instruction queue
• Enhanced interrupt function : 8 levels, 34 factors
• Automatic data transmission function independent of CPU operation
Extended intelligent I/O service function (EI2OS)
• Embedded ROM size and types
Mask ROM : 256 Kbytes / 64 Kbytes / 128 Kbytes
Flash ROM : 128 Kbytes/256 Kbytes
Embedded RAM size : 2 Kbytes/4 Kbytes/6 Kbytes/8 Kbytes (evaluation chip)
• Flash ROM
Supports automatic programming, Embedded Algorithm TM*
Write/Erase/Erase-Suspend/Resume commands
A flag indicating completion of the algorithm
Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory
Erase can be performed on each block
Block protection with external programming voltage
• Low-power consumption (stand-by) mode
Sleep mode (mode in which CPU operating clock is stopped)
Stop mode (mode in which oscillation is stopped)
CPU intermittent operation mode
Clock mode
Hardware stand-by mode
• Process
0.5 µm CMOS technology
• I/O port
General-purpose I/O ports : 81 ports
• Timer
Watchdog timer : 1 channel
8/16-bit PPG timer : 8/16-bit × 4 channels
16-bit re-load timer : 2 channels
• 16-bit I/O timer
16-bit free-run timer : 1 channel
Input capture : 8 channels
Output compare : 4 channels
• Extended I/O serial interface : 1 channel
• UART 0
With full-duplex double buffer (8-bit length)
Clock asynchronized or clock synchronized (with start/stop bit) transmission can be selectively used.
(Continued)
2
MB90540/540G/545/545G Series
(Continued)
• UART 1
With full-duplex double buffer (8-bit length)
Clock asynchronized or clock synchronized serial (extended I/O serial) can be used.
• External interrupt circuit (8 channels)
A module for starting an extended intelligent I/O service (EI2OS) and generating an external interrupt which
is triggered by an external input.
• Delayed interrupt generation module
Generates an interrupt request for switching tasks.
• 8/10-bit A/D converter (8 channels)
8/10-bit resolution can be selectively used.
Starting by an external trigger input.
Conversion time : 26.3 µs
• FULL-CAN interfaces
MB90540 series : 2 channel
MB90545 series : 1 channel
Conforming to Version 2.0 Part A and Part B
Flexible message buffering (mailbox and FIFO buffering can be mixed)
• External bus interface : Maximum address space 16 Mbytes
• Package: QFP-100, LQFP-100
* : Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.
3
MB90540/540G/545/545G Series
■ PRODUCT LINEUP
Features
MB90F543/F549
MB90F543G (S) /F548G (S)
MB90F549G (S) /F546G (S)
MB90F548GL(S)
MB90V540/V540G
F2MC-16LX CPU
CPU
System clock
MB90543G (S) *1
MB90547G (S) *1
MB90548G (S)
MB90549G (S)
On-chip PLL clock multiplier (×1, ×2, ×3, ×4, 1/2 when PLL stop)
Minimum instruction exection time : 62.5 ns (4 MHz osc. PLL × 4)
ROM
Flash memory
MB90F543/F543G(S)/
F548G(S) / F548GL(S) :
128 K
MB90F549/F549G(S)/
F546G(S) : 256 K
Mask ROM :
MB90547G(S): 64 K
MB90543G(S)/548G(S):
128 K
MB90549G(S): 256 K
External
RAM
MB90F548G(S)/F548GL(S):
4 Kbytes
MB90F543/F549/F543G (S) /
F549G(S) : 6 Kbytes
MB90F546G(S) : 8 Kbytes
MB90547G(S): 2 Kbytes
MB90548G(S): 4 Kbytes
MB90543G(S)/549G(S):
6 Kbytes
8 Kbytes
Clocks
MB90F543/F549/F543G/
F548G/F549G/F546G/F548GL
: Two clocks system
MB90F543GS/F548GS/
F549GS/F546GS/F548GLS
: One clock system
MB90543G/547G/548G/
549G : Two clocks system
MB90543GS/547GS/
548GS/549GS
: One clock system
Operating voltage
range
Two clocks system*2
*5
Temperature range
MB90F543/F549: −40 °C to 85 °C
Other than MB90F543/F549: −40 °C to 105 °C
Package
QFP100, LQFP100
PGA-256

None
Emulator-specify
power supply*3
UART0
Full duplex double buffer
Support asynchronous/synchronous (with start/stop bit) transfer
Baud rate : 4808/5208/9615/10417/19230/38460/62500/500000 bps (asynchronous)
500 K/1 M/2 Mbps (synchronous) at System clock = 16 MHz
UART1
(SCI)
Full duplex double buffer
Asynchronous (start-stop synchronized) and CLK-synchronous communication
Baud rate : 1202/2404/4808/9615/19230/31250/38460/62500 bps (asynchronous)
62.5 K/125 K/250 K/500 K/1 M/2 Mbps (synchronous) at 6, 8, 10, 12, 16 MHz
Serial I/O
Transfer can be started from MSB or LSB
Supports internal clock synchronized transfer and external clock synchronized transfer
Supports positive-edge and nagative-edge clock synchronization
Baud rate : 31.25 K/62.5 K/125 K/500 K/1 Mbps at System clock = 16 MHz
A/D Converter
10-bit or 8-bit resolution
8 input channels
Conversion time : 26.3 µs (per one channel)
(Continued)
4
MB90540/540G/545/545G Series
(Continued)
Features
MB90F543/F549
MB90F543G (S) /F548G (S)
MB90F549G (S) /F546G (S)
MB90F548GL(S)
MB90543G (S) *1
MB90547G (S) *1
MB90548G (S)
MB90549G (S)
MB90V540
MB90V540G
16-bit Reload Timer
(2 channels)
Operation clock frequency : fsys/21, fsys/23, fsys/25 (fsys = System clock frequency)
Supports External Event Count function
Signals an interrupt when overflow
16-bit I/O Timer
Supports Timer Clear when a match with Output Compare (Channel 0)
Operation clock freq. : fsys/22, fsys/24, fsys/26, fsys/28 (fsys = System clock freq.)
Signals an interrupt when a match with 16-bit I/O Timer
16-bit Output Compare
Four 16-bit compare registers
(4 channels)
A pair of compare registers can be used to generate an output signal
16-bit Input Capture
(8 channels)
Rising edge, falling edge or rising & falling edge sensitive
Four 16-bit Capture registers
Signals an interrupt upon external event
8/16-bit
Programmable
Pulse Generator
(4 channels)
Supports 8-bit and 16-bit operation modes
Eight 8-bit reload counters
Eight 8-bit reload registers for L pulse width
Eight 8-bit reload registers for H pulse width
A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit
prescaler plus 8-bit reload counter
4 output pins
Operation clock freq. : fsys, fsys/21, fsys/22, fsys/23, fsys/24 or 128 µ[email protected] = 4 MHz
(fsys = System clock frequency, fosc = Oscillation clock frequency)
CAN Interface
MB90540 series
: 2 channels
MB90545 series
: 1 channel
Conforms to CAN Specification Version 2.0 Part A and B
Automatic re-transmission in case of error
Automatic transmission responding to Remote Frame
Prioritized 16 massage buffers for data and ID’s supports multipe massages
Flexible configuration of acceptance filtering :
Full bit compare/Full bit mask/Two partial bit masks
Supports up to 1 Mbps
32 kHz Sub-clock
Sub-clock for low power operation
External Interrupt
(8 channels)
Can be programmed edge sensitive or level sensitive
External bus
interface
External access using the selectable 8-bit or 16-bit bus is enabled
(external bus mode.)
I/O Ports
Virtually all external pins can be used as general purpose I/O
All push-pull outputs and schmitt trigger inputs
Bit-wise programmable as input/output or peripheral signal
Sub-clock for 32 kHz Sub clock low power operation
Flash Memory
Supports automatic programming, Embeded Algorithm TM*4
Write/Erase/Erase-Suspend/Erase-Resume commands
A flag indicating completion of the algorithm
Number of erase cycles : 10,000 times
Data retention time : 10 years
Boot block configuration
Erase can be performed on each block
Block protection by externally programmed voltage
*1 : Under development
*2 : If the one clock system is used, equip X0A and X1A with clocks from the tool side.
5
MB90540/540G/545/545G Series
*3 : It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.Please refer to the MB2145-507
hardware manual (2.7 Emulator-specific Power Pin) about details.
*4 : Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.
*5 : OPERATING VOLTAGE RANGE
Products
Operation guarantee range
6
MB90F543/F549/F543G(S)/F546G(S)/F548G(S)/
MB90549G(S)/F549G(S)/V540/V540G
4.5 V to 5.5 V
MB90F548GL(S)/543G(S)*1/547G(S)*1/548G(S)
3.5 V to 5.5 V
MB90540/540G/545/545G Series
■ PIN ASSIGNMENT
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
X0A
X1A
PA0
RST
P97/RX1
P96/TX1
P95/RX0
P94/TX0
P93/INT3
P92/INT2
P91/INT1
P90/INT0
P87/TOT1
P86/TIN1
P85/OUT1
P84/OUT0
P83/PPG3
P82/PPG2
P81/PPG1
P80/PPG0
P77/OUT3/IN7
P76/OUT2/IN6
P75/IN5
P74/IN4
P73/IN3
P72/IN2
P71/IN1
P70/IN0
HST
MD2
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
P53/INT6
P54/INT7
P55/ADTG
AVCC
AVRH
AVRL
AVSS
P60/AN0
P61/AN1
P62/AN2
P63/AN3
VSS
P64/AN4
P65/AN5
P66/AN6
P67/AN7
P56/TIN0
P57/TOT0
MD0
MD1
P20/A16
P21/A17
P22/A18
P23/A19
P24/A20
P25/A21
P26/A22
P27/A23
P30/ALE
P31/RD
VSS
P32/WRL/WR
P33/WRH
P34/HRQ
P35/HAK
P36/RDY
P37/CLK
P40/SOT0
P41/SCK0
P42/SIN0
P43/SIN1
P44/SCK1
VCC
P45/SOT1
P46/SOT2
P47/SCK2
C
P50/SIN2
P51/INT4
P52/INT5
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
P17/AD15
P16/AD14
P15/AD13
P14/AD12
P13/AD11
P12/AD10
P11/AD09
P10/AD08
P07/AD07
P06/AD06
P05/AD05
P04/AD04
P03/AD03
P02/AD02
P01/AD01
P00/AD00
VCC
X1
X0
VSS
(TOP VIEW)
(FPT-100P-M06)
7
MB90540/540G/545/545G Series
100 P21/A17
99 P20/A16
98 P17/AD15
97 P16/AD14
96 P15/AD13
95 P14/AD12
94 P13/AD11
93 P12/AD10
92 P11/AD09
91 P10/AD08
90 P07/AD07
89 P06/AD06
88 P05/AD05
87 P04/AD04
86 P03/AD03
85 P02/AD02
84 P01/AD01
83 P00/AD00
82 VCC
81 X1
80 X0
79 VSS
78 X0A
77 X1A
76 PA0
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
P50/SIN2
P51/INT4
P52/INT5
P53/INT6
P54/INT7
P55/ADTG
AVCC
AVRH
AVRL
AVSS
P60/AN0
P61/AN1
P62/AN2
P63/AN3
VSS
P64/AN4
P65/AN5
P66/AN6
P67/AN7
P56/TIN0
P57/TOT0
MD0
MD1
MD2
HST
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
P22/A18
P23/A19
P24/A20
P25/A21
P26/A22
P27/A23
P30/ALE
P31/RD
VSS
P32/WRL/WR
P33/WRH
P34/HRQ
P35/HAK
P36/RDY
P37/CLK
P40/SOT0
P41/SCK0
P42/SIN0
P43/SIN1
P44/SCK1
VCC
P45/SOT1
P46/SOT2
P47/SCK2
C
(FPT-100P-M05)
8
RST
P97/RX1
P96/TX1
P95/RX0
P94/TX0
P93/INT3
P92/INT2
P91/INT1
P90/INT0
P87/TOT1
P86/TIN1
P85/OUT1
P84/OUT0
P83/PPG3
P82/PPG2
P81/PPG1
P80/PPG0
P77/OUT3/IN7
P76/OUT2/IN6
P75/IN5
P74/IN4
P73/IN3
P72/IN2
P71/IN1
P70/IN0
MB90540/540G/545/545G Series
■ PIN DESCRIPTION
Pin No.
Pin name
Circuit type
Function
LQFP*2
QFP*1
80
81
82
83
X0
X1
78
80
X0A
77
79
X1A
75
77
RST
B
External reset request input pin
50
52
HST
C
Hardware standby input pin
A
High speed crystal oscillator input pins
(Oscillation)
Low speed crystal oscillator input pins. For the one clock system parts, perfom external pull-down processing.
A
(Oscillation) Low speed crystal oscillator input pins. For the one clock system parts, leave it open.
P00 to P07
83 to 90
85 to 92
I
AD00 to AD07
P10 to P17
91 to 98 93 to 100
99 to 6
I
10
P20 to P27
General I/O port with programmable pullup. In external bus
mode, this function is valid when the corresponding bits in the
external address output control resister (HACR) are set to “1”.
1 to 8
I
9
I
8-bit I/O pins for A16 to A23 at the external address/data bus.
In external bus mode, this function is valid when the corresponding bits in the external address output control resister
(HACR) are set to “0”.
General I/O port with programmable pullup. This function is
enabled in the single-chip mode.
ALE
Address latch enable output pin. This function is enabled
when the external bus is enabled.
P31
General I/O port with programmable pullup. This function is
enabled in the single-chip mode.
10
12
General I/O port with programmable pullup. This function is
enabled in the single-chip mode.
I/O pins for 8 higher bits of the external address/data bus. This
function is enabled when the external bus is enabled.
P30
8
I/O pins for 8 lower bits of the external address/data bus. This
function is enabled when the external bus is enabled.
AD08 to AD15
A16 to A23
7
General I/O port with programmable pullup. This function is
enabled in the single-chip mode.
I
RD
Read strobe output pin for the data bus. This function is enabled when the external bus is enabled.
P32
General I/O port with programmable pullup. This function is
enabled in the single-chip mode or when the WR/WRL pin output is disabled.
WRL
WR
I
Write strobe output pin for the data bus. This function is enabled when both the external bus and the WR/WRL pin output
are enabled. WRL is write-strobe output pin for the lower 8 bits
of the data bus in 16-bit access. WR is write-strobe output pin
for the 8 bits of the data bus in 8-bit access.
(Continued)
9
MB90540/540G/545/545G Series
Pin No.
LQFP*2
QFP*1
Pin name
Circuit
type
General I/O port with programmable pullup. This function is
enabled in the single-chip mode, external bus 8-bit mode or
when WRH pin output is disabled.
P33
11
12
13
14
15
16
13
I
WRH
Write strobe output pin for the 8 higher bits of the data bus.
This function is enabled when the external bus is enabled,
when the external bus 16-bit mode is selected, and when the
WRH output pin is enabled.
P34
General I/O port with programmable pullup. This function is
enabled in the single-chip mode or when the hold function is
disabled.
14
I
HRQ
Hold request input pin. This function is enabled when both the
external bus and the hold functions are enabled.
P35
General I/O port with programmable pullup. This function is
enabled in the single-chip mode or when the hold function is
disabled.
15
I
HAK
Hold acknowledge output pin. This function is enabled when
both the external bus and the hold functions are enabled.
P36
General I/O port with programmable pullup. This function is
enabled in the single-chip mode or when the external ready
function is disabled.
16
I
RDY
Ready input pin. This function is enabled when both the
external bus and the external ready functions are enabled.
P37
General I/O port with programmable pullup. This function is
enabled in the single-chip mode or when the CLK output is disabled.
17
H
CLK
CLK output pin. This function is enabled when both the
external bus and CLK outputs are enabled.
P40
General I/O port. This function is enabled when UART0
disables the serial data output.
18
G
SOT0
P41
17
19
G
SCK0
P42
18
20
19
21
Function
SIN0
General I/O port. This function is enabled when UART0
disables serial clock output.
Serial clock I/O pin for UART0. This function is enabled when
UART0 enables the serial clock output.
General I/O port. This function is always enabled.
G
P43
SIN1
Serial data output pin for UART0. This function is enabled
when UART0 enables the serial data output.
Serial data input pin for UART0. Set the corresponding Port
Direction Register to input if this function is used.
General I/O port. This function is always enabled.
G
Serial data input pin for UART1. Set the corresponding Port
Direction Register to input if this function is used.
(Continued)
10
MB90540/540G/545/545G Series
Pin No.
LQFP*2
QFP*1
Pin name
Circuit
type
P44
20
22
G
SCK1
P45
22
23
24
24
G
General I/O port. This function is enabled when the Extended
I/O serial interface disables the serial data output.
G
SOT2
Serial data output pin for the Extended I/O serial interface. This
function is enabled when the Extended I/O serial interface enables the serial data output.
P47
General I/O port. This function is enabled when the Extended
I/O serial interface disables the clock output.
G
P50
SIN2
31
33
INT4 to INT7
D
D
41 to 44
38 to 41
E
General I/O port. This function is enabled when the analog
input enable register specifies a port.
Analog input pins for the 8/10-bit A/D converter. This function is
enabled when the analog input enable register specifies A/D.
P64 to P67
General I/O port. The function is enabled when the analog
input enable register specifies a port.
43 to 46
E
P56
47
Trigger input pin for the A/D converter. Set the corresponding
Port Direction Register to input if this function is used.
AN0 to AN3
AN4 to AN7
45
External interrupt request input pins for INT4 to INT7. Set the
corresponding Port Direction Register to input if this function is
used.
General I/O port. This function is always enabled.
D
P60 to P63
36 to 39
Serial data input pin for the Extended I/O serial interface . Set
the corresponding Port Direction Register to input if this function is used.
General I/O port. This function is always enabled.
P55
ADTG
Serial clock pulse I/O pin for the Extended I/O serial interface .
This function is enabled when the Extended I/O serial interface
enables the Serial clock output.
General I/O port. This function is always enabled.
P51 to P54
29 to 32
General I/O port. This function is enabled when UART1
disables the serial data output.
P46
26
27 to 30
Serial clock pulse I/O pin for UART1. This function is
enabled when UART1 enables the serial clock output.
Serial data output pin for UART1. This function is enabled when
UART1 enables the serial data output.
25
28
General I/O port. This function is enabled when UART1
disables the clock output.
SOT1
SCK2
26
Function
TIN0
Analog input pins for the 8/10-bit A/D converter. This function is
enabled when the analog input enable register specifies A/D.
General I/O port. This function is always enabled.
D
Event input pin for the 16-bit reload timers 0. Set the
corresponding Port Direction Register to input if this function is
used.
(Continued)
11
MB90540/540G/545/545G Series
Pin No.
LQFP*2
QFP*1
Pin name
Circuit
type
P57
46
48
D
TOT0
P70 to P75
51 to 56
53 to 58
IN0 to IN5
57 , 58
59 , 62
59 , 60
61 to 64
D
D
P80 to P83
General I/O ports. This function is enabled when 8/16-bit PPG
disables the waveform output.
PPG0 to
PPG3
D
D
TIN1
D
D
TOT1
P90 to P93
67 to 70
69 to 72
INT0 to INT3
73
D
D
TX0
Input pin for the 16-bit reload timers 1. Set the
corresponding Port Direction Register to input if this function is
used.
General I/O port. This function is enabled when the 16-bit
reload timers 0 disables the output.
Output pin for the 16-bit reload timers 1.This function is
enabled when the 16-bit reload timers 1 enables the output.
General I/O port. This function is always enabled.
P94
71
Waveform output pins for output compares OCU0 and OCU1.
This function is enabled when the OCU enables the waveform
output.
General I/O port. This function is always enabled.
P87
68
Output pins for 8/16-bit PPGs. This function is enabled when
8/16-bit PPG enables the waveform output.
General I/O ports. This function is enabled when the OCU
disables the waveform output.
P86
66
Event output pins for output compares OCU2 and OCU3. This
function is enabled when the OCU enables the waveform output.
Trigger input pins for input captures ICU6 and ICU7. Set the
corresponding Port Direction Register to input and disable the
OCU waveform output if this function is used.
65 , 66
67
Trigger input pins for input captures ICU0 to ICU5. Set the corresponding Port Direction Register to input if this
function is used.
IN6 , IN7
OUT0 , OUT1
65
Output pin for the 16-bit reload timers 0. This function is
enabled when the 16-bit reload timers 0 enables the output.
General I/O ports. This function is enabled when the OCU
disables the waveform output.
P84 , P85
63 , 64
General I/O port. This function is enabled when the 16-bit
reload timers 0 disables the output.
General I/O ports. This function is always enabled.
P76 , P77
OUT2 , OUT3
Function
External interrupt request input pins for INT0 to INT3. Set the
corresponding Port Direction Register to input if this function is
used.
General I/O port. This function is enabled when CAN0 disables
the output.
TX output pin for CAN0. This function is enabled when CAN0
enables the output.
(Continued)
12
MB90540/540G/545/545G Series
(Continued)
Pin No.
LQFP*2
QFP*1
72
74
Pin name
Circuit
type
P95
RX0
General I/O port. This function is always enabled.
D
P96
73
75
Function
D
RX input pin for CAN0 Interface. When the CAN function is
used, output from the other functions must be stopped.
General I/O port. This function is enabled when CAN1 disables
the output.
TX1
TX output pin for CAN1. This function is enabled when CAN1
enables the output (only MB90540 series) .
P97
General I/O port. This function is always enabled.
D
RX input pin for CAN1 Interface. When the CAN function is
used, output from the other functions must be stopped (only
MB90540 series) .
PA0
D
General I/O port. This function is always enabled.
34
AVCC
Power
supply
Power supply pin for the A/D Converter. This power supply
must be turned on or off while a voltage higher than or equal to
AVCC is applied to VCC.
35
37
AVSS
Power
supply
Power supply pin for the A/D Converter.
33
35
AVRH
Power
supply
External reference voltage input pin for the A/D Converter.
This power supply must be turned on or off while a voltage
higher than or equal to AVRH is applied to AVCC.
34
36
AVRL
Power
supply
External reference voltage input pin for the A/D Converter.
47
48
49
50
MD0
MD1
C
Input pins for specifying the operating mode. The pins must be
directly connected to VCC or VSS.
49
51
MD2
F
Input pin for specifying the operating mode. The pin must be
directly connected to VCC or VSS.
25
27
C

Power supply stabilization capacitor pin. It should be connected externally to an 0.1 µF ceramic capacitor.
21, 82
23, 84
VCC
Power
supply
Input pin for power supply (5.0 V) .
9, 40, 79
11, 42,
81
VSS
Power
supply
Input pin for power supply (0.0 V) .
74
76
76
78
32
RX1
*1 : FPT-100P-M06
*2 : FPT-100P-M05
13
MB90540/540G/545/545G Series
■ I/O CIRCUIT TYPE
Circuit type
Diagram
Remarks
• High-speed oscillation feedback resistor
: 1 MΩ approx.
• Low-speed oscillation feedback resistor
: 10 MΩ approx.
X1, X1A
X0, X0A
A
Standby control signal
• Hysteresis input
• Pull-up resistor : 50 kΩ approx.
B
R (Pull-up)
R
HYS input
• Hysteresis input
R
C
HYS input
• CMOS level output
• CMOS Hysteresis input
VCC
P-ch
D
N-ch
R
HYS input
(Continued)
14
MB90540/540G/545/545G Series
Circuit type
Diagram
Remarks
VCC
P-ch
• CMOS level output
• CMOS Hysteresis input
• Analog input
N-ch
E
P-ch
Analog input
N-ch
R
HYS input
R
F
HYS input
• Hysteresis input
• Pull-down Resistor : 50 kΩ approx.
(except FLASH devices)
R (Pull-down)
• CMOS level output
• CMOS Hysteresis input
• TTL level input (FLASH devices in
FLASH writer mode only)
VCC
P-ch
N-ch
G
R
HYS input
R
T
TTL level input
(Continued)
15
MB90540/540G/545/545G Series
(Continued)
Circuit type
Diagram
Remarks
VCC
CNTL
• CMOS level output
• CMOS Hysteresis input
• Programmable pull-up resistor :
50 kΩ approx.
VCC
P-ch
P-ch
H
N-ch
HYS input
R
CNTL
VCC
VCC
P-ch
P-ch
N-ch
I
R
HYS input
R
T
16
TTL level input
• CMOS level output
• CMOS Hysteresis input
• TTL level input (FLASH devices in
FLASH writer mode only)
• Programmable pullup resistor :
50 kΩ approx.
MB90540/540G/545/545G Series
■ HANDLING DEVICES
(1) Preventing latch-up
CMOS IC chips may suffer latch-up under the following conditions :
• A voltage higher than VCC or lower than VSS is applied to an input or output pin.
• A voltage higher than the rated voltage is applied between VCC and VSS.
• The AVcc power supply is applied before the VCC voltage.
Latch-up may increase the power supply current drastically, causing thermal damage to the device.
For the same reason, care must also be taken in not allowing the analog power-supply voltage (AVCC, AVRH) to
exceed the digital power-supply voltage.
(2) Handling unused pins
Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the
device. Therefor they must be pulled up or pulled down through resistors. In this case those resistors should be
more than 2 kΩ.
Unused bi-directional pins should be set to the output state and can be left open, or the input state with the
above described connection.
(3) Using external clock
To use external clock, drive X0 pin only and leave X1 pin unconnected.
Below is a diagram of how to use external clock.
MB90540/545 Series
X0
Open
X1
(4) Use of the sub-clock
Use one clock system parts when the sub-clock is not used. In that case, pull-down the pin X0A and leave the
pin X1A open. When using two clock system parts, a 32 kHz oscillator has to be connected to the X0A and X1A
pins.
(5) Power supply pins (VCC/VSS)
In products with multiple VCC or VSS pins, the pins of a same potential are internally connected in the device to
avoid abnormal operations including latch-up. However you must connect the pins to an external power and a
ground line to lower the electro-magnetic emission level to prevent abnormal operation of strobe signals caused
by the rise in the ground level, and to conform to the total current rating.
Make sure to connect VCC and VSS pins via the lowest impedance to power lines.
It is recommended to provide a bypass capacitor of around 0.1 µF between VCC and VSS pins near the device.
VCC
VSS
VCC
VSS
VSS
VCC
MB90540/545
Series
VCC
VSS
VSS
VCC
17
MB90540/540G/545/545G Series
(6) Pull-up/down resistors
The MB90540/545 Series does not support internal pull-up/down resistors (except Port0 − Port3 : pull-up resistors) . Use external components where needed.
(7) Crystal Oscillator Circuit
Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass
capacitors via the shortest distances from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines,
and make sure, to the utmost effort, that lines of oscillation circuits do not cross the lines of other circuits.
It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground
area for stabilizing the operation.
(8) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs
Make sure to turn on the A/D converter power supply (AVCC, AVRH, AVRL) and analog inputs (AN0 to AN7) after
turning-on the digital power supply (VCC) .
Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure
that the voltage does not exceed AVRH or AVCC (turning on/off the analog and digital power supplies simultaneously is acceptable) .
(9) Connection of Unused Pins of A/D Converter
Connect unused pins of A/D converter to AVCC = VCC, AVSS = AVRH = VSS.
(10) N.C. Pin
The N.C. (internally connected) pin must be opened for use.
(11) Notes on Energization
To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at
50 µs or more (0.2 V to 2.7 V) .
18
MB90540/540G/545/545G Series
(12) Indeterminate outputs from ports 0 and 1 (MB90F543/F549/V540/V540G only)
During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the
outputs from ports 0 and 1 become following state.
• If RST pin is “H”, the outputs become indeterminate.
• If RST pin is “L”, the outputs become high-impedance.
Pay attention to the port output timing shown as follow.
• RST pin is “H”
Oscillation setting time*2
Power-on reset*1
VCC (Power-supply pin)
PONR (power-on reset) signal
RST (external asynchronous reset) signal
RST (internal reset) signal
Oscillation clock signal
KA (internal operation clock A) signal
KB (internal operation clock B) signal
PORT (port output) signal
Period of indeterminated
*1 : Power-on reset time : Period of “clock frequency × 217” (Clock frequency of 16 MHz : 8.19 ms)
*2 : Oscillation setting time : Period of “clock frequency × 218” (Clock frequency of 16 MHz : 16.38 ms)
19
MB90540/540G/545/545G Series
• RST pin is “L”
Oscillation setting time*2
Power-on reset*1
VCC (Power-supply pin)
PONR (power-on reset) signal
RST (external asynchronous reset) signal
RST (internal reset) signal
Oscillation clock signal
KA (internal operation clock A) signal
KB (internal operation clock B) signal
PORT (port output) signal
High-impedance
*1 : Power-on reset time : Period of “clock frequency × 217” (Clock frequency of 16 MHz : 8.19 ms)
*2 : Oscillation setting time : Period of “clock frequency × 218” (Clock frequency of 16 MHz : 16.38 ms)
(13) Initialization
In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers,
please turn on the power again.
(14) Directions of “DIV A, Ri” and “DIVW A, RWi” instructions
In the Signed multiplication and division instructions (“DIV A, Ri” and “DIVW A, RWi”) , the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in “00H”.
If the values of the corresponding bank registers (DTB, ADB, USB, SSB) are set to other than “00H”, the remainder
by the execution result of the instruction is not stored in the register of the instruction operand.
(15) Using REALOS
The use of EI2OS is not possible with the REALOS real time operating system.
(16) Caution on Operations during PLL Clock Mode
If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even
when there is no external oscillator or external clock input is stopped. Performance of this operation, however,
cannot be guaranteed.
20
MB90540/540G/545/545G Series
■ BLOCK DIAGRAM
X0, X1
X0A, X1A
RST
Clock
Controller
F2MC 16LX
CPU
HST
16-bit I/O
Timer
RAM
2 K/4 K/6 K/8 K
16-bit Input
Capture
8 ch.
ROM/Flash
128 K/256 K/
64K(ROM only)
16-bit Output
Compare
4 ch.
IN0 to IN5
IN6/OUT2,
IN7/OUT3
OUT0, OUT1
Prescaler
8/16-bit
PPG
4 ch.
SOT0
SCK0
UART0
PPG0 to PPG3
SIN0
SOT1
SCK1
UART1
(SCI)
SIN1
FMC-16 Bus
Prescaler
CAN
Controller
RX0, RX1 *
16-bit Reload
Timer 2 ch.
TIN0, TIN1
TX0, TX1 *
TOT0, TOT1
Prescaler
AD00 to AD15
SOT2
SCK2
A16 to A23
Serial I/O
ALE
SIN2
RD
External
Bus
Interface
AVCC
AVSS
AN0 to AN7
AVRH
AVRL
WRL
WRH
HRQ
10-bit A/D
Converter
8 ch.
HAK
RDY
CLK
ADTG
External
Interrupt
8 ch.
INT0 to INT7
* : Only the MB90540 series has two channels
21
MB90540/540G/545/545G Series
■ MEMORY MAP
The memory space of the MB90540/545 Series is shown below.
MB90V540
MB90543G(S)*2
MB90V540G/F546G (S)
MB90F543/F543G(S)
FFFFFFH
FFFFFFH
ROM
ROM
(FF bank)
(FF bank)
FF0000H
FF0000H
FEFFFFH
FEFFFFH
ROM
ROM
(FE bank)
(FE bank)
FE0000H
FE0000H
FDFFFFH
ROM
(FD bank)
FD0000H
FCFFFFH
External
ROM
(FC bank)
FC0000H
MB90548G(S)
MB90F548GL(S)
MB90F548G (S)
FFFFFFH
ROM
(FF bank)
FF0000H
FEFFFFH
ROM
(FE bank)
FE0000H
External
MB90F549
MB90547G (S)*2
MB90549G (S) /F549G (S)
FFFFFFH
FFFFFFH
ROM
ROM
(FF bank)
(FF bank)
FF0000H
FF0000H
FEFFFFH
ROM
(FE bank)
FE0000H
FDFFFFH
ROM
(FD bank)
External
FD0000H
FCFFFFH
ROM
(FC bank)
FC0000H
External
External
00FFFFH
00FFFFH
004000H
ROM
(Image of
FF bank)
003FFFH
00FFFFH
004000H
ROM
(Image of
FF bank)
003FFFH
Peripheral
003900H
004000H
Peripheral
002000H
ROM
(Image of
FF bank)
003FFFH
003900H
External
00FFFFH
004000H
Peripheral
002000H
ROM
(Image of
FF bank)
003FFFH
003900H
External
00FFFFH
Peripheral
Peripheral
003900H
External
004000H
003FFFH
002100H*1
ROM
(Image of
FF bank)
003900H
External
External
002000H
0020FFH
001FF5H
ROM correction
001FF0H
0018FFH
0018FFH
RAM 6 K
0010FFH
RAM 8 K
000100H
000100H
External
0000BFH
000000H
Peripheral
RAM 6 K
0008FFH
RAM 4 K
000100H
External
0000BFH
000000H
Peripheral
External
0000BFH
000000H
RAM 2 K
000100H
Peripheral
000100H
External
0000BFH
000000H
External
0000BFH
Peripheral
Peripheral
000000H
*1 : 002000H for MB90F549
*2 : Under development
Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C
compiler effective. Since the low-order 16 bits address are the same, the table in ROM can be referenced
without using the “far” specification in the pointer declaration.
For example, an attempt to access 00C000H accesses the value at FFC000H in ROM.The ROM area in bank
FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00.The image between FF4000H and
FFFFFFH is visible in bank 00, while the image between FF0000H and FF3FFFH is visible only in bank FF.
22
MB90540/540G/545/545G Series
■ I/O MAP
Address
Register
00H
Port 0 data register
PDR0
R/W
Port 0
XXXXXXXXB
01H
Port 1 data register
PDR1
R/W
Port 1
XXXXXXXXB
02H
Port 2 data register
PDR2
R/W
Port 2
XXXXXXXXB
03H
Port 3 data register
PDR3
R/W
Port 3
XXXXXXXXB
04H
Port 4 data register
PDR4
R/W
Port 4
XXXXXXXXB
05H
Port 5 data register
PDR5
R/W
Port 5
XXXXXXXXB
06H
Port 6 data register
PDR6
R/W
Port 6
XXXXXXXXB
07H
Port 7 data register
PDR7
R/W
Port 7
XXXXXXXXB
08H
Port 8 data register
PDR8
R/W
Port 8
XXXXXXXXB
09H
Port 9 data register
PDR9
R/W
Port 9
XXXXXXXXB
0AH
Port A data register
PDRA
R/W
Port A
_ _ _ _ _ _ _XB
0BH to 0FH
Abbreviation Access Resource name
Initial value
Reserved
10H
Port 0 direction register
DDR0
R/W
Port 0
0 0 0 0 0 0 0 0B
11H
Port 1 direction register
DDR1
R/W
Port 1
0 0 0 0 0 0 0 0B
12H
Port 2 direction register
DDR2
R/W
Port 2
0 0 0 0 0 0 0 0B
13H
Port 3 direction register
DDR3
R/W
Port 3
0 0 0 0 0 0 0 0B
14H
Port 4 direction register
DDR4
R/W
Port 4
0 0 0 0 0 0 0 0B
15H
Port 5 direction register
DDR5
R/W
Port 5
0 0 0 0 0 0 0 0B
16H
Port 6 direction register
DDR6
R/W
Port 6
0 0 0 0 0 0 0 0B
17H
Port 7 direction register
DDR7
R/W
Port 7
0 0 0 0 0 0 0 0B
18H
Port 8 direction register
DDR8
R/W
Port 8
0 0 0 0 0 0 0 0B
19H
Port 9 direction register
DDR9
R/W
Port 9
0 0 0 0 0 0 0 0B
1AH
Port A direction register
DDRA
R/W
Port A
_ _ _ _ _ _ _0B
1BH
Analog Input Enable register
ADER
R/W
Port 6, A/D
1 1 1 1 1 1 1 1B
1CH
Port 0 Pullup control register
PUCR0
R/W
Port 0
0 0 0 0 0 0 0 0B
1DH
Port 1 Pullup control register
PUCR1
R/W
Port 1
0 0 0 0 0 0 0 0B
1EH
Port 2 Pullup control register
PUCR2
R/W
Port 2
0 0 0 0 0 0 0 0B
1FH
Port 3 Pullup control register
PUCR3
R/W
Port 3
0 0 0 0 0 0 0 0B
20H
Serial Mode Control Register 0
UMC0
R/W
21H
Serial Status Register 0
USR0
R/W
22H
Serial input data register 0/
Serial output data register 0
UIDR0/
UODR0
R/W
23H
Rate and data register 0
URD0
R/W
0 0 0 0 0 1 0 0B
0 0 0 1 0 0 0 0B
UART0
XXXXXXXXB
0 0 0 0 0 0 0XB
(Continued)
23
MB90540/540G/545/545G Series
Address
Register
24H
Serial mode register 1
SMR1
R/W
0 0 0 0 0 0 0 0B
25H
Serial control register 1
SCR1
R/W
0 0 0 0 0 1 0 0B
26H
Serial input data register 1/
Serial output data register 1
SIDR1/
SODR1
R/W
27H
Serial status register 1
SSR1
R/W
0 0 0 0 1_0 0B
28H
UART1 prescaler control register
CDCR
R/W
0_ _ _1 1 1 1B
29H
Serial Edge select register
SES1
R/W
_ _ _ _ _ _ _0B
0_ _ _1 1 1 1B
2AH
Abbreviation Access
Resource name
UART1
Initial value
XXXXXXXXB
Prohibited
2BH
Serial I/O prescaler
SCDCR
R/W
2CH
Serial mode control register
SMCS
R/W
_ _ _ _0 0 0 0B
Extended I/O
Serial Interface
2DH
Serial mode control register
SMCS
R/W
2EH
Serial data register
SDR
R/W
XXXXXXXXB
2FH
Serial Edge select register
SES2
R/W
_ _ _ _ _ _ _0B
30H
External interrupt enable register
ENIR
R/W
0 0 0 0 0 0 0 0B
31H
External interrupt request register
EIRR
R/W
32H
External interrupt level register
ELVR
R/W
33H
External interrupt level register
ELVR
R/W
0 0 0 0 0 0 0 0B
34H
A/D control status register 0
ADCS0
R/W
0 0 0 0 0 0 0 0B
35H
A/D control status register 1
ADCS1
R/W
36H
A/D data register 0
ADCR0
R
37H
A/D data register 1
ADCR1
R/W
38H
PPG0 operation mode control register
PPGC0
R/W
39H
PPG1 operation mode control register
PPGC1
R/W
3AH
PPG0/1 clock selection register
PPG01
R/W
3BH
External Interrupt
A/D Converter
0 0 0 0 0 0 1 0B
XXXXXXXXB
0 0 0 0 0 0 0 0B
0 0 0 0 0 0 0 0B
XXXXXXXXB
0 0 0 0 1 _ XXB
0 _ 0 0 0 _ _ 1B
16-bit Programmable
Pulse
0 _ 0 0 0 0 0 1B
Generator 0/1
0 0 0 0 0 0 _ _B
Prohibited
3CH
PPG2 operation mode control register
PPGC2
R/W
3DH
PPG3 operation mode control register
PPGC3
R/W
3EH
PPG2/3 Clock Selection Register
PPG23
R/W
3FH
0 _ 0 0 0 _ _1B
16-bit Programmable
Pulse
0 _ 0 0 0 0 0 1B
Generator 2/3
0 0 0 0 0 0 _ _B
Prohibited
40H
PPG4 operation mode control register
PPGC4
R/W
41H
PPG5 operation mode control register
PPGC5
R/W
42H
PPG4/5 clock selection register
PPG45
R/W
43H
0 _ 0 0 0 _ _ 1B
16-bit Programmable
Pulse
0 _ 0 0 0 0 0 1B
Generator 4/5
0 0 0 0 0 0 _ _B
Prohibited
44H
PPG6 operation mode control register
PPGC6
R/W
45H
PPG7 operation mode control register
PPGC7
R/W
46H
PPG6/7 clock selection register
PPG67
R/W
0 _ 0 0 0 _ _ 1B
16-bit Programmable
Pulse
0 _ 0 0 0 0 0 1B
Generator 6/7
0 0 0 0 0 0 _ _B
(Continued)
24
MB90540/540G/545/545G Series
Address
Register
Abbreviation Access Resource name
47H to 4BH
Initial value
Prohibited
4CH
Input capture control status register 0/1
ICS01
R/W
Input Capture 0/1 0 0 0 0 0 0 0 0B
4DH
Input capture control status register 2/3
ICS23
R/W
Input Capture 2/3 0 0 0 0 0 0 0 0B
4EH
Input capture control status register 4/5
ICS45
R/W
Input Capture 4/5 0 0 0 0 0 0 0 0B
4FH
Input capture control status register 6/7
ICS67
R/W
Input Capture 6/7 0 0 0 0 0 0 0 0B
50H
Timer control status register 0
TMCSR0
R/W
0 0 0 0 0 0 0 0B
51H
Timer control status register 0
TMCSR0
R/W
_ _ _ _ 0 0 0 0B
52H
Timer register 0/reload register 0
TMR0/
TMRLR0
R/W
53H
Timer register 0/reload register 0
TMR0/
TMRLR0
R/W
XXXXXXXXB
54H
Timer control status register 1
TMCSR1
R/W
0 0 0 0 0 0 0 0B
55H
Timer control status register 1
TMCSR1
R/W
_ _ _ _ 0 0 0 0B
56H
Timer register 1/reload register 1
TMR1/
TMRLR1
R/W
57H
Timer register 1/reload register 1
TMR1/
TMRLR1
R/W
58H
Output compare control status register 0
OCS0
R/W
59H
Output compare control status register 1
OCS1
R/W
5AH
Output compare control status register 2
OCS2
R/W
5BH
Output compare control status register 3
OCS3
R/W
Output Compare 0 0 0 0 _ _ 0 0B
2/3
_ _ _ 0 0 0 0 0B
0 0 0 0 0 0 0 0B
5CH to 6BH
16-bit Reload
Timer 0
16-bit Reload
Timer 1
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
Output Compare 0 0 0 0 _ _ 0 0B
0/1
_ _ _0 0 0 0 0B
Prohibited
6CH
Timer Data register
TCDT
R/W
6DH
Timer Data register
TCDT
R/W
6EH
Timer Control register
TCCS
R/W
6FH
ROM mirror function
selection register
ROMM
R/W
70H to 7FH
Reserved for CAN 0 Interface.
80H to 8FH
Reserved for CAN 1 Interface.
90H to 9DH
Prohibited
I/O Timer
0 0 0 0 0 0 0 0B
0 0 0 0 0 0 0 0B
ROM Mirror
_ _ _ _ _ _ _ 1B
Address Match
Detection
Function
0 0 0 0 0 0 0 0B
9EH
Program address detection
control status register
PACSR
R/W
9FH
Delayed interrupt/release register
DIRR
R/W
A0H
Low-power mode control register
LPMCR
R/W
Low Power
Controller
0 0 0 1 1 0 0 0B
A1H
Clock selection register
CKSCR
R/W
Low Power
Controller
1 1 1 1 1 1 0 0B
Delayed Interrupt _ _ _ _ _ _ _ 0B
(Continued)
25
MB90540/540G/545/545G Series
(Continued)
Address
Register
A2H to A4H
A5H
Abbreviation Access
Resource name
Initial value
Prohibited
Automatic ready function select register
ARSR
W
0 0 1 1 _ _ 0 0B
External Memory
Access
A6H
External address output control register
HACR
W
A7H
Bus control signal selection register
ECSR
W
A8H
Watchdog Timer control register
WDTC
R/W
Watchdog Timer
XXXXX 1 1 1B
A9H
Time Base Timer Control register
TBTC
R/W
Time Base Timer
1 - - 0 0 1 0 0B
AAH
Watch timer control register
WTC
R/W
Watch Timer
1 X 0 0 0 0 0 0B
R/W
Flash Memory
0 0 0 X 0 0 0 0B
ABH to ADH
AEH
0 0 0 0 0 0 0 0B
0 0 0 0 0 0 0 _B
Prohibited
Flash memory control status register
(Flash only, otherwise reserved)
AFH
FMCS
Prohibited
B0H
Interrupt control register 00
ICR00
R/W
0 0 0 0 0 1 1 1B
B1H
Interrupt control register 01
ICR01
R/W
0 0 0 0 0 1 1 1B
B2H
Interrupt control register 02
ICR02
R/W
0 0 0 0 0 1 1 1B
B3H
Interrupt control register 03
ICR03
R/W
0 0 0 0 0 1 1 1B
B4H
Interrupt control register 04
ICR04
R/W
0 0 0 0 0 1 1 1B
B5H
Interrupt control register 05
ICR05
R/W
0 0 0 0 0 1 1 1B
B6H
Interrupt control register 06
ICR06
R/W
0 0 0 0 0 1 1 1B
B7H
Interrupt control register 07
ICR07
R/W
B8H
Interrupt control register 08
ICR08
R/W
B9H
Interrupt control register 09
ICR09
R/W
0 0 0 0 0 1 1 1B
BAH
Interrupt control register 10
ICR10
R/W
0 0 0 0 0 1 1 1B
BBH
Interrupt control register 11
ICR11
R/W
0 0 0 0 0 1 1 1B
BCH
Interrupt control register 12
ICR12
R/W
0 0 0 0 0 1 1 1B
BDH
Interrupt control register 13
ICR13
R/W
0 0 0 0 0 1 1 1B
BEH
Interrupt control register 14
ICR14
R/W
0 0 0 0 0 1 1 1B
BFH
Interrupt control register 15
ICR15
R/W
0 0 0 0 0 1 1 1B
C0H to FFH
Interrupt
controller
0 0 0 0 0 1 1 1B
0 0 0 0 0 1 1 1B
External
Address
Register
Abbreviation Access
Resource name
1FF0H
Program address detection register 0
PADR0
R/W
XXXXXXXXB
1FF1H
Program address detection register 0
PADR0
R/W
XXXXXXXXB
1FF2H
Program address detection register 0
PADR0
R/W
1FF3H
Program address detection register 1
PADR1
R/W
1FF4H
Program address detection register 1
PADR1
R/W
XXXXXXXXB
1FF5H
Program address detection register 1
PADR1
R/W
XXXXXXXXB
Address Match
Detection Function
Initial value
XXXXXXXXB
XXXXXXXXB
(Continued)
26
MB90540/540G/545/545G Series
Address
Register
Abbreviation Access
3900H
Reload L
PRLL0
R/W
3901H
Reload H
PRLH0
R/W
3902H
Reload L
PRLL1
R/W
3903H
Reload H
PRLH1
R/W
XXXXXXXXB
3904H
Reload L
PRLL2
R/W
XXXXXXXXB
3905H
Reload H
PRLH2
R/W
3906H
Reload L
PRLL3
R/W
3907H
Reload H
PRLH3
R/W
XXXXXXXXB
3908H
Reload L
PRLL4
R/W
XXXXXXXXB
3909H
Reload H
PRLH4
R/W
390AH
Reload L
PRLL5
R/W
390BH
Reload H
PRLH5
R/W
XXXXXXXXB
390CH
Reload L
PRLL6
R/W
XXXXXXXXB
390DH
Reload H
PRLH6
R/W
390EH
Reload L
PRLL7
R/W
390FH
Reload H
PRLH7
R/W
3910H to
3917H
Resource name
Initial value
XXXXXXXXB
16-bit Programmable Pulse
Generator 0/1
16-bit Programmable Pulse
Generator 2/3
16-bit Programmable Pulse
Generator 4/5
16-bit Programmable Pulse
Generator 6/7
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
Reserved
3918H
Input Capture Register 0
IPCP0
R
3919H
Input Capture Register 0
IPCP0
R
391AH
Input Capture Register 1
IPCP1
R
391BH
Input Capture Register 1
IPCP1
R
XXXXXXXXB
391CH
Input Capture Register 2
IPCP2
R
XXXXXXXXB
391DH
Input Capture Register 2
IPCP2
R
391EH
Input Capture Register 3
IPCP3
R
391FH
Input Capture Register 3
IPCP3
R
XXXXXXXXB
3920H
Input Capture Register 4
IPCP4
R
XXXXXXXXB
3921H
Input Capture Register 4
IPCP4
R
3922H
Input Capture Register 5
IPCP5
R
3923H
Input Capture Register 5
IPCP5
R
XXXXXXXXB
3924H
Input Capture Register 6
IPCP6
R
XXXXXXXXB
3925H
Input Capture Register 6
IPCP6
R
3926H
Input Capture Register 7
IPCP7
R
3927H
Input Capture Register 7
IPCP7
R
XXXXXXXXB
Input Capture 0/1
Input Capture 2/3
Input Capture 4/5
Input Capture 6/7
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
(Continued)
27
MB90540/540G/545/545G Series
(Continued)
Address
Register
Abbreviation Access
Resource name
Initial value
3928H
Output Compare Register 0
OCCP0
R/W
3929H
Output Compare Register 0
OCCP0
R/W
392AH
Output Compare Register 1
OCCP1
R/W
392BH
Output Compare Register 1
OCCP1
R/W
XXXXXXXXB
392CH
Output Compare Register 2
OCCP2
R/W
XXXXXXXXB
392DH
Output Compare Register 2
OCCP2
R/W
392EH
Output Compare Register 3
OCCP3
R/W
392FH
Output Compare Register 3
OCCP3
R/W
XXXXXXXXB
Output Compare 0/1
Output Compare 2/3
3930H to
39FFH
Reserved
3A00H to
3AFFH
Reserved for CAN 0 Interface.
3B00H to
3BFFH
Reserved for CAN 0 Interface.
3C00H to
3CFFH
Reserved for CAN 1 Interface.
3D00H to
3DFFH
Reserved for CAN 1 Interface.
3E00H to
3FFFH
Reserved
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
• Read/write notation
R/W : Reading and writing permitted
R
: Read-only
W : Write-only
• Initial value notation
0
: Initial value is “0”.
1
: Initial value is “1”.
X
: Initial value is undefined.
_
: Initial value is unused.
Note : Addresses in the range 0000H to 00FFH, which are not listed in the table, are reserved for the primary functions
of the MCU. A read access to these reserved addresses results in an “X” reading and any write access should
not be performed.
28
MB90540/540G/545/545G Series
■ CAN CONTROLLER
The MB90540 series contains two CAN controllers (CAN0 and CAN1) , the MB90545 series contains only one
(CAN0) . The Evaluation Chip MB90V540 also has two CAN controllers.
The CAN controller has the following features :
• Conforms to CAN Specification Version 2.0 Part A and B
- Supports transmission/reception in standard frame and extended frame formats
• Supports transmission of data frames by receiving remote frames
• 16 transmitting/receiving message buffers
- 29-bit ID and 8-byte data
- Multi-level message buffer configuration
• Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message
buffer as ID acceptance mask
- Two acceptance mask registers in either standard frame format or extended frame formats
• Bit rate programmable from 10 Kbps to 1 Mbps (when input clock is at 16 MHz)
List of Control Registers
Address
CAN0
CAN1
000070H
000080H
000071H
000081H
000072H
000082H
000073H
000083H
000074H
000084H
000075H
000085H
000076H
000086H
000077H
000087H
000078H
000088H
000079H
000089H
00007AH
00008AH
00007BH
00008BH
00007CH
00008CH
00007DH
00008DH
00007EH
00008EH
00007FH
00008FH
Register
Abbreviation
Access
Initial Value
Message buffer valid register
BVALR
R/W
00000000 00000000B
Transmit request register
TREQR
R/W
00000000 00000000B
Transmit cancel register
TCANR
W
00000000 00000000B
Transmit complete register
TCR
R/W
00000000 00000000B
Receive complete register
RCR
R/W
00000000 00000000B
Remote request receiving register
RRTRR
R/W
00000000 00000000B
Receive overrun register
ROVRR
R/W
00000000 00000000B
RIER
R/W
00000000 00000000B
Receive interrupt enable register
(Continued)
29
MB90540/540G/545/545G Series
(Continued)
Address
30
CAN0
CAN1
003B00H
003D00H
003B01H
003D01H
003B02H
003D02H
003B03H
003D03H
003B04H
003D04H
003B05H
003D05H
003B06H
003D06H
003B07H
003D07H
003B08H
003D08H
003B09H
003D09H
003B0AH
003D0AH
003B0BH
003D0BH
003B0CH
003D0CH
003B0DH
003D0DH
003B0EH
003D0EH
003B0FH
003D0FH
003B10H
003D10H
003B11H
003D11H
003B12H
003D12H
003B13H
003D13H
003B14H
003D14H
003B15H
003D15H
003B16H
003D16H
003B17H
003D17H
003B18H
003D18H
003B19H
003D19H
003B1AH
003D1AH
003B1BH
003D1BH
Register
Abbreviation Access
Initial Value
Control status register
CSR
R/W, R
00---000 0----0-1B
Last event indicator register
LEIR
R/W
-------- 000-0000B
Receive/transmit error counter
register
RTEC
R
00000000 00000000B
Bit timing register
BTR
R/W
-1111111 11111111B
IDE register
IDER
R/W
XXXXXXXX XXXXXXXXB
Transmit RTR register
TRTRR
R/W
00000000 00000000B
Remote frame receive waiting
register
RFWTR
R/W
XXXXXXXX XXXXXXXXB
Transmit request enable register
TIER
R/W
00000000 00000000B
XXXXXXXX XXXXXXXXB
Acceptance mask select register
AMSR
R/W
XXXXXXXX XXXXXXXXB
XXXXXXXX XXXXXXXXB
Acceptance mask register 0
AMR0
R/W
XXXXX--- XXXXXXXXB
XXXXXXXX XXXXXXXXB
Acceptance mask register 1
AMR1
R/W
XXXXX--- XXXXXXXXB
MB90540/540G/545/545G Series
List of Message Buffers (ID Registers)
Address
CAN0
CAN1
003A00H
to
003A1FH
003C00H
to
003C1FH
003A20H
003C20H
003A21H
003C21H
003A22H
003C22H
003A23H
003C23H
003A24H
003C24H
003A25H
003C25H
003A26H
003C26H
003A27H
003C27H
003A28H
003C28H
003A29H
003C29H
003A2AH
003C2AH
003A2BH
003C2BH
003A2CH
003C2CH
003A2DH
003C2DH
003A2EH
003C2EH
003A2FH
003C2FH
003A30H
003C30H
003A31H
003C31H
003A32H
003C32H
003A33H
003C33H
003A34H
003C34H
003A35H
003C35H
003A36H
003C36H
003A37H
003C37H
003A38H
003C38H
003A39H
003C39H
003A3AH
003C3AH
003A3BH
003C3BH
Register
General-purpose RAM
Abbreviation Access

R/W
Initial Value
XXXXXXXXB
to
XXXXXXXXB
XXXXXXXX XXXXXXXXB
ID register 0
IDR0
R/W
XXXXX--- XXXXXXXXB
XXXXXXXX XXXXXXXXB
ID register 1
IDR1
R/W
XXXXX--- XXXXXXXXB
XXXXXXXX XXXXXXXXB
ID register 2
IDR2
R/W
XXXXX--- XXXXXXXXB
XXXXXXXX XXXXXXXXB
ID register 3
IDR3
R/W
XXXXX--- XXXXXXXXB
XXXXXXXX XXXXXXXXB
ID register 4
IDR4
R/W
XXXXX--- XXXXXXXXB
XXXXXXXX XXXXXXXXB
ID register 5
IDR5
R/W
XXXXX--- XXXXXXXXB
XXXXXXXX XXXXXXXXB
ID register 6
IDR6
R/W
XXXXX--- XXXXXXXXB
(Continued)
31
MB90540/540G/545/545G Series
(Continued)
Address
32
CAN0
CAN1
003A3CH
003C3CH
003A3DH
003C3DH
003A3EH
003C3EH
003A3FH
003C3FH
003A40H
003C40H
003A41H
003C41H
003A42H
003C42H
003A43H
003C43H
003A44H
003C44H
003A45H
003C45H
003A46H
003C46H
003A47H
003C47H
003A48H
003C48H
003A49H
003C49H
003A4AH
003C4AH
003A4BH
003C4BH
003A4CH
003C4CH
003A4DH
003C4DH
003A4EH
003C4EH
003A4FH
003C4FH
003A50H
003C50H
003A51H
003C51H
003A52H
003C52H
003A53H
003C53H
003A54H
003C54H
003A55H
003C55H
003A56H
003C56H
003A57H
003C57H
003A58H
003C58H
003A59H
003C59H
003A5AH
003C5AH
003A5BH
003C5BH
003A5CH
003C5CH
003A5DH
003C5DH
003A5EH
003C5EH
003A5FH
003C5FH
Register
Abbreviation Access
Initial Value
XXXXXXXX XXXXXXXXB
ID register 7
IDR7
R/W
XXXXX--- XXXXXXXXB
XXXXXXXX XXXXXXXXB
ID register 8
IDR8
R/W
XXXXX--- XXXXXXXXB
XXXXXXXX XXXXXXXXB
ID register 9
IDR9
R/W
XXXXX--- XXXXXXXXB
XXXXXXXX XXXXXXXXB
ID register 10
IDR10
R/W
XXXXX--- XXXXXXXXB
XXXXXXXX XXXXXXXXB
ID register 11
IDR11
R/W
XXXXX--- XXXXXXXXB
XXXXXXXX XXXXXXXXB
ID register 12
IDR12
R/W
XXXXX--- XXXXXXXXB
XXXXXXXX XXXXXXXXB
ID register 13
IDR13
R/W
XXXXX--- XXXXXXXXB
XXXXXXXX XXXXXXXXB
ID register 14
IDR14
R/W
XXXXX--- XXXXXXXXB
XXXXXXXX XXXXXXXXB
ID register 15
IDR15
R/W
XXXXX--- XXXXXXXXB
MB90540/540G/545/545G Series
List of Message Buffers (DLC Registers and Data Registers)
Address
CAN0
CAN1
003A60H
003C60H
003A61H
003C61H
003A62H
003C62H
003A63H
003C63H
003A64H
003C64H
003A65H
003C65H
003A66H
003C66H
003A67H
003C67H
003A68H
003C68H
003A69H
003C69H
003A6AH
003C6AH
003A6BH
003C6BH
003A6CH
003C6CH
003A6DH
003C6DH
003A6EH
003C6EH
003A6FH
003C6FH
003A70H
003C70H
003A71H
003C71H
003A72H
003C72H
003A73H
003C73H
003A74H
003C74H
003A75H
003C75H
003A76H
003C76H
003A77H
003C77H
003A78H
003C78H
003A79H
003C79H
003A7AH
003C7AH
003A7BH
003C7BH
003A7CH
003C7CH
003A7DH
003C7DH
003A7EH
003C7EH
003A7FH
003C7FH
003A80H
to
003A87H
003C80H
to
003C87H
Register
Abbreviation Access
Initial Value
DLC register 0
DLCR0
R/W
----XXXXB
DLC register 1
DLCR1
R/W
----XXXXB
DLC register 2
DLCR2
R/W
----XXXXB
DLC register 3
DLCR3
R/W
----XXXXB
DLC register 4
DLCR4
R/W
----XXXXB
DLC register 5
DLCR5
R/W
----XXXXB
DLC register 6
DLCR6
R/W
----XXXXB
DLC register 7
DLCR7
R/W
----XXXXB
DLC register 8
DLCR8
R/W
----XXXX
DLC register 9
DLCR9
R/W
----XXXXB
DLC register 10
DLCR10
R/W
----XXXXB
DLC register 11
DLCR11
R/W
----XXXXB
DLC register 12
DLCR12
R/W
----XXXXB
DLC register 13
DLCR13
R/W
----XXXXB
DLC register 14
DLCR14
R/W
----XXXXB
DLC register 15
DLCR15
R/W
----XXXXB
DTR0
R/W
XXXXXXXXB
to
XXXXXXXXB
Data register 0 (8 bytes)
(Continued)
33
MB90540/540G/545/545G Series
(Continued)
Address
CAN0
CAN1
003A88H
003C88H
to
to
003A8FH
003C8FH
003A90H
003C90H
to
to
003A97H
003C97H
003A98H
003C98H
to
to
003A9FH
003C9FH
003AA0H
003CA0H
to
to
003AA7H
003CA7H
003AA8H
003CA8H
to
to
003AAFH 003CAFH
003AB0H
003CB0H
to
to
003AB7H
003CB7H
003AB8H
003CB8H
to
to
003ABFH 003CBFH
003AC0H 003CC0H
to
to
003AC7H 003CC7H
003AC8H 003CC8H
to
to
003ACFH 003CCFH
003AD0H 003CD0H
to
to
003AD7H 003CD7H
003AD8H 003CD8H
to
to
003ADFH 003CDFH
003AE0H
003CE0H
to
to
003AE7H
003CE7H
003AE8H
003CE8H
to
to
003AEFH 003CEFH
003AF0H
003CF0H
to
to
003AF7H
003CF7H
003AF8H
003CF8H
to
to
003AFFH
003CFFH
34
Register
Abbreviation Access
Initial Value
Data register 1 (8 bytes)
DTR1
R/W
XXXXXXXXB
to
XXXXXXXXB
Data register 2 (8 bytes)
DTR2
R/W
XXXXXXXXB
to
XXXXXXXXB
Data register 3 (8 bytes)
DTR3
R/W
XXXXXXXXB
to
XXXXXXXXB
Data register 4 (8 bytes)
DTR4
R/W
XXXXXXXXB
to
XXXXXXXXB
Data register 5 (8 bytes)
DTR5
R/W
XXXXXXXXB
to
XXXXXXXXB
Data register 6 (8 bytes)
DTR6
R/W
XXXXXXXXB
to
XXXXXXXXB
Data register 7 (8 bytes)
DTR7
R/W
XXXXXXXXB
to
XXXXXXXXB
Data register 8 (8 bytes)
DTR8
R/W
XXXXXXXXB
to
XXXXXXXXB
Data register 9 (8 bytes)
DTR9
R/W
XXXXXXXXB
to
XXXXXXXXB
Data register 10 (8 bytes)
DTR10
R/W
XXXXXXXXB
to
XXXXXXXXB
Data register 11 (8 bytes)
DTR11
R/W
XXXXXXXXB
to
XXXXXXXXB
Data register 12 (8 bytes)
DTR12
R/W
XXXXXXXXB
to
XXXXXXXXB
Data register 13 (8 bytes)
DTR13
R/W
XXXXXXXXB
to
XXXXXXXXB
Data register 14 (8 bytes)
DTR14
R/W
XXXXXXXXB
to
XXXXXXXXB
Data register 15 (8 bytes)
DTR15
R/W
XXXXXXXXB
to
XXXXXXXXB
MB90540/540G/545/545G Series
■ INTERRUPT MAP
Interrupt vector
Interrupt control register
EI2OS
clear
Number
Address
Number
Address
Reset
N/A
#08
FFFFDCH


INT9 instruction
N/A
#09
FFFFD8H


Exception
N/A
#10
FFFFD4H


CAN 0 RX
N/A
#11
FFFFD0H
CAN 0 TX/NS
N/A
#12
FFFFCCH
ICR00
0000B0H
CAN 1 RX
N/A
#13
FFFFC8H
CAN 1 TX/NS
N/A
#14
FFFFC4H
ICR01
0000B1H
*1
#15
FFFFC0H
N/A
#16
FFFFBCH
ICR02
0000B2H
16-bit Reload Timer 0
*1
#17
FFFFB8H
8/10-bit A/D Converter
*1
#18
FFFFB4H
ICR03
0000B3H
N/A
#19
FFFFB0H
External Interrupt INT2/INT3
*1
#20
FFFFACH
ICR04
0000B4H
Serial I/O
*1
#21
FFFFA8H
8/16-bit PPG 0/1
N/A
#22
FFFFA4H
ICR05
0000B5H
Input Capture 0
*1
#23
FFFFA0H
External Interrupt INT4/INT5
*1
#24
FFFF9CH
ICR06
0000B6H
Input Capture 1
*1
#25
FFFF98H
8/16-bit PPG 2/3
N/A
#26
FFFF94H
ICR07
0000B7H
*1
#27
FFFF90H
Watch Timer
N/A
#28
FFFF8CH
ICR08
0000B8H
8/16-bit PPG 4/5
N/A
#29
FFFF88H
Input Capture 2/3
*1
#30
FFFF84H
ICR09
0000B9H
8/16-bit PPG 6/7
N/A
#31
FFFF80H
Output Compare 0
*1
#32
FFFF7CH
ICR10
0000BAH
Output Compare 1
*1
#33
FFFF78H
Input Capture 4/5
*1
#34
FFFF74H
ICR11
0000BBH
Output Compare 2/3 - Input Capture 6/7
*1
#35
FFFF70H
16-bit Reload Timer 1
*1
#36
FFFF6CH
ICR12
0000BCH
UART 0 RX
*2
#37
FFFF68H
UART 0 TX
*1
#38
FFFF64H
ICR13
0000BDH
UART 1 RX
*2
#39
FFFF60H
UART 1 TX
*1
#40
FFFF5CH
ICR14
0000BEH
Flash Memory
N/A
#41
FFFF58H
Delayed interrupt
N/A
#42
FFFF54H
ICR15
0000BFH
Interrupt cause
External Interrupt INT0/INT1
Time Base Timer
I/O Timer
External Interrupt INT6/INT7
35
MB90540/540G/545/545G Series
*1 : The interrupt request flag is cleared by the EI2OS interrupt clear signal.
*2 : The interrupt request flag is cleared by the EI2OS interrupt clear signal. A stop request is available.
Note :
• N/A : The interrupt request flag is not cleared by the EI2OS interrupt clear signal.
• For a peripheral module with two interrupt causes for a single interrupt number, both interrupt request flags
are cleared by the EI2OS interrupt clear signal.
• At the end of EI2OS, the EI2OS clear signal will be asserted for all the interrupt flags assigned to the same
interrupt number. If one interrupt flag starts the EI2OS and in the meantime another interrupt flag is set by a
hardware event, the later event is lost because the flag is cleared by the EI2OS clear signal caused by the first
event. So it is recommended not to use the EI2OS for this interrupt number.
• If EI2OS is enabled, EI2OS is initiated when one of the two interrupt signals in the same interrupt control register
(ICR) is asserted. This means that different interrupt sources share the same EI2OS Descriptor which should
be unique for each interrupt source. For this reason, when one interrupt source uses the EI2OS, the other
interrupt should be disabled.
36
MB90540/540G/545/545G Series
■ ELECTRICAL CHARACTERISTICS
(VSS = AVSS = 0.0 V)
1. Absolute Maximum Ratings
Parameter
Power supply voltage
Input voltage
Output voltage
Maximum clamp current
Total maximum clamp current
“L” level max output current
“L” level avg. output current
“L” level max overall output current
“L” level avg. overall output current
“H” level max output current
“H” level avg. output current
“H” level max overall output current
“H” level avg. overall output current
Symbol
VCC
AVCC
AVRH,
AVRL
VI
VO
ICLAMP
∑| ICLAMP |
IOL
IOLAV
∑IOL
∑IOLAV
IOH
IOHAV
∑IOH
∑IOHAV
Power consumption
PD
Operating temperature
TA
Storage temperature
TSTG
Value
Units
Min
VSS − 0.3
VSS − 0.3
Max
VSS + 6.0
VSS + 6.0
VSS − 0.3
VSS + 6.0
V
VSS − 0.3
VSS − 0.3
− 2.0











−40
−40
−55
VSS + 6.0
VSS + 6.0
+ 2.0
20
15
4
100
50
−15
−4
−100
−50
500
400
+85
+105
+150
V
V
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mW
mW
°C
°C
°C
V
V
Remarks
VCC = AVCC
AVCC ≥ AVRH/AVRL,
AVRH ≥ AVRL
*1
*1
*2
*2
*6
*6
*3
*4
*5
*3
*4
*5
Flash device
Mask ROM
MB90F543/F549
Other than MB90F543/F549
*1 : AVCC, AVRH, AVRL should not exceed VCC. Also, AVRH, AVRL should not exceed AVCC, and AVRL does not
exceed AVRH.
*2 : VI and VO should not exceed VCC + 0.3 V. VI should not exceed the specified ratings. However if the maximum
current to/from an input is limited by some means with external components, the ICLAMP rating supercedes the
VI rating.
*3 : The maximum output current is a peak value for a corresponding pin.
*4 : Average output current is an average current value observed for a 100 ms period for a corresponding pin.
*5 : Total average current is an average current value observed for a 100 ms period for all corresponding pins.
*6 : • Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77,
P80 to P87, P90 to P97, PA0
• Use within recommended operating conditions.
• Use at DC voltage (current) .
• The +B signal should always be applied with a limiting resistance placed between the +B signal and the
microcontroller.
• The value of the limiting resistance should be set so that when the +B signal is applied the input current to
the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
• Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input
potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect
other devices.
• Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V) , the power supply is
provided from the pins, so that incomplete operation may result.
• Note that if the +B input is applied during power-on, the power supply is provided from the pins and the
resulting supply voltage may not be sufficient to operate the power-on result.
(Continued)
37
MB90540/540G/545/545G Series
(Continued)
• Care must be taken not to leave the +B input pin open.
• Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input
pins, etc.) cannot accept +B signal input.
• Sample recommended circuits :
• Input/Output Equivalent circuits
Protective diode
VCC
+B input (0 V to 16 V)
P-ch
Limiting
resistance
N-ch
R
Note : Average output current = operating current × operating efficiency
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current,
temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
38
MB90540/540G/545/545G Series
(VSS = AVSS = 0.0 V)
2. Recommended Conditions
Parameter
Power supply voltage
Symbol
VCC,
AVCC
Smooth capacitor
CS
Operating temperature
TA
Min
Value
Typ
Max
4.5
5.0
5.5
V
3.5
5.0
5.5
V
3.0
0.022
−40
−40

0.1


5.5
1.0
+85
+105
V
µF
°C
°C
Units
Remarks
Under normal operation : Other than
MB90F548GL(S)/543G(S)/547G(S)/
548G(S)
Under normal operation :
MB90F548GL(S)/543G(S)/547G(S)/
548G(S)
Maintain RAM data in stop mode
*
MB90F543/F549
Other than MB90F543/F549
*: Use a ceramic capacitor or a capacitor of better 4. AC characteristics. The bypass capacitor should be greater
than this capacitor.
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the
semiconductor device. All of the device’s electrical characteristics are warranted when the device is
operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation
outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on
the data sheet. Users considering application outside the listed conditions are advised to contact their
FUJITSU representatives beforehand.
• C Pin Connection Diagram
C
CS
39
MB90540/540G/545/545G Series
3. DC Characteristics
(MB90F543/F549: VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Parameter
Symbol
Pin name
CMOS
VIHS hysteresis
input pin
Input H
TTL input
VIH
voltage
pin
MD input
VIHM
pin
CMOS
VILS hysteresis
input pin
Input L
TTL input
VIL
voltage
pin
MD input
VILM
pin
Output H
All output
VOH
voltage
pins
Output L
All output
VOL
voltage
pins
Input
leak cur- IIL

rent
P00 to
P07,
P10 to
Pull-up
P17,
resisRUP P20 to
tance
P27,
P30 to
P37,
RST
Pulldown
RDO
MD2
resisWN
tance
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Value
Condition
Units
Remarks
Min
Typ
Max

0.8 VCC

VCC + 0.3
V

2.0


V

VCC − 0.3

VCC + 0.3
V

VCC − 0.3

0.2 VCC
V



0.8
V

VSS − 0.3

VCC + 0.3
V
VCC − 0.5


V


0.4
V
VCC = 5.5 V,
VSS < VI < VCC
−5

5
µA

25
50
100
kΩ

25
50
100
kΩ
VCC = 4.5 V,
IOH = −4.0 mA
VCC = 4.5 V,
IOL = 4.0 mA
(Continued)
40
MB90540/540G/545/545G Series
(Continued)
(MB90F543/F549: VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Value
SymParameter
Pin name
Condition
Units
Remarks
bol
Min
Typ
Max
Internal frequency : 16 MHz,

40
55
mA
At normal operating
ICC
Internal frequency : 16 MHz,
At Flash programming/eras
50
70
mA Flash device
ing
Internal frequency : 16 MHz,
ICCS

12
20
mA
At sleep mode

300
600
µA
VCC = 5.0 V ± 1%,

600
1100
µA MB90F548GL (S) only
Internal frequency : 2 MHz,
ICTS
MB90543G(S)/
Power
At pseudo timer mode

200
400
µA
547G(S)/548(S) only
supply
VCC
current*

400
750
µA MB90F548GL only
Internal frequency : 8 kHz,

50
100
µA Mask ROM
ICCL
At sub operation, TA = 25 °C

150
300
µA Flash device
Internal frequency : 8 kHz,

15
40
µA
ICCLS
At sub sleep, TA = 25 °C
Internal frequency : 8 kHz,
ICCT

7
25
µA
At timer mode, TA = 25 °C
ICCH1
At stop, TA = 25 °C

5
20
µA
At hardware standby mode,
ICCH2

50
100
µA
TA = 25 °C
Input
capacity
CIN
Other than
AVCC, AVSS,
AVRH,
AVRL, C,
VCC, VSS


5
15
pF
* : The power supply current testing conditions are when using the external clock.
41
MB90540/540G/545/545G Series
4. AC Characteristics
(1) Clock Timing
(MB90F543/F549: VCC = 5.0 V±10%, VSS = AVSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Parameter
Symbol
Value
Units
Remarks
Min
Typ
Max
3

16
MHz VCC = 5.0 V±10%
3

5
MHz

32.768

kHz
62.5

333
ns
VCC = 5.0 V±10%
200

333
ns
VCC<4.5 (MB90F548GL(S)/
543G(S)/547G(S)/548G(S))
fC
X0, X1
fCL
X0A, X1A
tCYL
X0, X1
tLCYL
X0A, X1A

30.5

µs
PWH, PWL
X0
10


ns
PWLH, PWLL
X0A

15.2

µs
Duty ratio is about 30% to
70%.
tCR, tCF
X0


5
ns
When using external clock
fCP

1.5

16
MHz When using main clock
fLCP


8.192

kHz
When using sub-clock
tCP

62.5

666
ns
When using main clock
tLCP


122.1

µs
When using sub-clock
Oscillation frequency
Oscillation cycle time
Input clock pulse width
Pin name
Input clock rise and fall
time
Machine clock frequency
Machine clock cycle time
VCC<4.5 (MB90F548GL(S)/
543G(S)/547G(S)/548G(S))
• Clock Timing
tCYL
0.8 VCC
X0
0.2 VCC
PWH
PWL
tCF
tCR
tLCYL
0.8 VCC
X0A
0.2 VCC
PWLH
PWLL
tCF
42
tCR
MB90540/540G/545/545G Series
• Guaranteed PLL operation range
Guaranteed operation range
(Other than MB90F548GL(S)/543G(S)/547G(S)/548G(S))
Guaranteed operation range
(MB90F548GL(S)/543G(S)/547G(S)/548G(S))
5.5
Power supply voltage
VCC (V)
4.5
3.5
Guaranteed PLL operation range
(MB90F548GL(S)/543G(S)/547G(S)/548G(S))
Guaranteed PLL operation range
( Other than MB90F548GL(S)/543G(S)/547G(S)/548G(S))
8
1.5
16
Machine clock fCP (MHz)
• External clock frequency and Machine clock frequency
×4
16
Machine clock
fCP (MHz)
×3
×2
×1
12
9
8
×1/2
(PLL off)
4
3
4
8
16
External clock fC (MHz)
43
MB90540/540G/545/545G Series
AC characteristics are set to the measured reference voltage values below.
• Input signal waveform
Hysteresis Input Pin
Output Pin
0.8 VCC
2.4 V
0.2 VCC
0.8 V
TTL Input Pin
2.0 V
0.8 V
44
• Output signal waveform
MB90540/540G/545/545G Series
(2) Clock Output Timing
(MB90F543/F549 : VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Parameter
Symbol
Cycle time
tCYC
CLK↑ →CLK↓
tCHCL
Pin name
Value
Condition
VCC = 5 V ± 10%
CLK
Units
Min
Max
62.5

ns
20

ns
Remarks
tCYC
tCHCL
CLK
2.4 V
2.4 V
0.8 V
(3) Reset and Hardware Standby Input Timing
(MB90F543/F549 : VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Parameter
Reset input time
Hardware standby input time
Symbol
tRSTL
tHSTL
Pin
name
Value
Units
Max
4 tCP

ns
Under normal operation
Oscillation time of
oscillator + 4 tCP

ms
In stop mode
100

µs
In pseudo timer mode
(MB90543G (S) /547G (S) /
548G (S) )
4 tCP

ns
In pseudo timer mode
(Other than MB90543G (S) /
547G (S) /548G (S) )
2 tCP

µs
In sub-clock mode,
sub-sleep mode,
timer mode
4 tCP

ns
Under normal operation
RST
HST
Remarks
Min
Note : “tcp” represents one cycle time of the machine clock.
Oscillation time of oscillator is time that amplitude reached the 90%. In the crystal oscillator, the oscillation
time is between several ms to tens of ms. In FAR/ceramic oscillator, the oscillation time is between handreds
of µs to several ms. In the external clock, the oscillation time is 0 ns.
Any reset can not fully initialize the Flash Memory if it is performing the automatic algorithm.
45
MB90540/540G/545/545G Series
• In under normal operation, pseudo timer mode, sub-clock mode, sub-sleep mode, timer mode
tRSTL, tHSTL
RST
HST
0.2 VCC
0.2 VCC
• In stop mode
tRSTL
RST
0.2 VCC
X0
0.2 VCC
90% of
amplitude
Internal operation clock
4 tCP
Oscillation time of
oscillator
Internal reset
46
Oscillation setting time
Instruction execution
MB90540/540G/545/545G Series
(4) Power On Reset
(MB90F543/F549 : VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Parameter
Symbol
Pin
name
Power on rise time
tR
VCC
tOFF
VCC
Power off time
Condition

Value
Units
Remarks
Min
Max
0.05
30
ms
*
50

ms
Due to repetitive operation
* : VCC must be kept lower than 0.2 V before power-on.
Note : • The above values are used for creating a power-on reset.
• Some registers in the device are initialized only upon a power-on reset. To initialize these register, turn on
the power supply using the above values.
tR
VCC
2.7 V
0.2 V
0.2 V
0.2 V
tOFF
Sudden changes in the power supply voltage may cause a power-on reset.
To change the power supply voltage while the device is in operation, it is recommended to
raise the voltage smoothly to suppress fluctuations as shown below.
In this case, change the supply voltage with the PLL clock not used. If the voltage drop is
1 V or fewer per second, however, you can use the PLL clock.
VCC
3.0 V
VSS
RAM data being held
It is recommended to keep the
rising speed of the supply voltage
at 50 mV/ms or slower.
47
MB90540/540G/545/545G Series
(5) Bus Timing (Read)
(MB90F543/F549 : VCC = 4.5 V to 5.5 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Parameter
Pin name
Condition
Value
Min
Max
Units Remarks
tLHLL
ALE
tCP/2 − 20

ns
Valid address→ALE↓time
tAVLL
ALE,
A16 to A23,
AD00 to
AD15
tCP/2 − 20

ns
ALE↓→Address valid time
tLLAX
ALE, AD00
to AD15
tCP/2 − 15

ns
Valid address→RD↓time
tAVRL
A16 toA23,
AD00 to
AD15, RD
tCP − 15

ns
Valid address→Valid data
input
tAVDV
A16 to A23,
AD00 to
AD15

5 tCP/2 − 60
ns
RD pulse width
tRLRH
RD
3 tCP/2 − 20

ns
RD↓→Valid data input
tRLDV
RD, AD00 to
AD15

3 tCP/2 − 60
ns
RD↑→Data hold time
tRHDX
RD, AD00 to
AD15
0

ns
RD↓→ALE↑time
tRHLH
RD, ALE
tCP/2 − 15

ns
RD↑→Address valid time
tRHAX
RD, A16 to
A23
tCP/2 − 10

ns
Valid address→CLK↑time
tAVCH
A16 to A23,
AD00 to
AD15, CLK
tCP/2 − 20

ns
RD↓→CLK↑time
tRLCH
RD, CLK
tCP/2 − 20

ns
ALE↓→RD↓time
tLLRL
ALE, RD
tCP/2 − 15

ns
ALE pulse width
48
Symbol

MB90540/540G/545/545G Series
• Bus Timing (Read)
tAVCH
tRLCH
2.4 V
2.4 V
CLK
tRHLH
2.4 V
2.4 V
2.4 V
ALE
tLHLL
0.8 V
tRLRH
2.4 V
RD
tAVLL
tLLAX
0.8 V
tLLRL
tAVRL
tRLDV
tRHAX
2.4 V
2.4 V
0.8 V
0.8 V
A16 to A23
tAVDV
2.4 V
AD00 to AD15
0.8 V
2.4 V
Address
0.8 V
tRHDX
0.8 VCC
0.2 VCC
0.8 VCC
Read data
0.2 VCC
49
MB90540/540G/545/545G Series
(6) Bus Timing (Write)
(MB90F543/F549 : VCC = 4.5 V to 5.5 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Parameter
Symbol
Pin name
Valid address→WR↓time
tAVWL
A16 to A23
AD00 to AD15,
WR
WR pulse width
tWLWH
Valid data output→WR↑time
Condition
Value
Units Remarks
Min
Max
tCP − 15

ns
WR
3 tCP/2 − 20

ns
tDVWH
AD00 to AD15,
WR
3 tCP/2 − 20

ns
WR↑→Data hold time
tWHDX
AD00 to AD15,
WR
20

ns
WR↑→Address valid time
tWHAX
A16 to A23,
WR
tCP/2 − 10

ns
WR↑→ALE↑time
tWHLH
WR, ALE
tCP/2 − 15

ns
WR↑→CLK↑time
tWLCH
WR, CLK
tCP/2 − 20

ns

• Bus Timing (Write)
tWLCH
2.4 V
CLK
tWHLH
2.4 V
ALE
tAVWL
tWLWH
2.4 V
WR (WRL, WRH)
0.8 V
tWHAX
2.4 V
2.4 V
0.8 V
0.8 V
A16 to A23
tDVWH
AD00 to AD15
2.4 V
0.8 V
50
2.4 V
Address
tWHDX
2.4 V
Write data
0.8 V
0.8 V
MB90540/540G/545/545G Series
(7) Ready Input Timing
(MB90F543/F549 : VCC = 4.5 V to 5.5 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Parameter
Symbol
Pin name
RDY setup time
tRYHS
RDY
RDY hold time
tRYHH
RDY
Condition

Value
Units
Min
Max
45

ns
0

ns
Remarks
Note : If the RDY setup time is insufficient, use the auto-ready function.
• Ready Input Timing
2.4 V
CLK
ALE
RD/WR
tRYHS
RDY
no WAIT is used.
RDY
When WAIT is used
(1 cycle).
0.8 VCC
tRYHH
0.8 VCC
0.2 VCC
51
MB90540/540G/545/545G Series
(8) Hold Timing
(MB90F543/F549 : VCC = 4.5 V to 5.5 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Parameter
Symbol
Pin name
Pin floating→HAK↓time
tXHAL
HAK
HAK↑time→Pin valid time
tHAHV
HAK
Value
Condition

Units
Min
Max
30
tCP
ns
tCP
2 tCP
ns
Remarks
Note : There is more than 1 cycle from the time HRQ is read to the time the HAK is changed.
• Hold Timing
HAK
2.4 V
0.8 V
tXHAL
2.4 V
Each pin
tHAHV
High impedance
0.8 V
2.4 V
0.8 V
(9) UART0/1, Serial I/O Timing
(MB90F543/F549 : VCC = 4.5 V to 5.5 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Parameter
Symbol
Pin name
Condition
Units Remarks
Min
Max
SCK0 to SCK2
8 tCP

ns
SCK0 to SCK2,
SOT0 to SOT2 Internal clock operaSCK0 to SCK2, tion output pins are
CL = 80 pF + 1 TTL.
SIN0 to SIN2
−80
80
ns
100

ns
Serial clock cycle time
tSCYC
SCK↓→SOT delay time
tSLOV
Valid SIN→SCK↑
tIVSH
SCK↑→Valid SIN hold time
tSHIX
SCK0 to SCK2,
SIN0 to SIN2
60

ns
Serial clock “H” pulse width
tSHSL
SCK0 to SCK2
4 tCP

ns
Serial clock “L” pulse width
tSLSH
SCK0 to SCK2
4 tCP

ns
SCK↓→SOT delay time
tSLOV

150
ns
Valid SIN→SCK↑
tIVSH
60

ns
SCK↑→Valid SIN hold time
tSHIX
60

ns
SCK0 to SCK2,
External clock operSOT0 to SOT2
ation output pins are
SCK0 to SCK2, CL = 80 pF + 1 TTL.
SIN0 to SIN2
SCK0 to SCK2,
SIN0 to SIN2
Note : • AC characteristic in CLK synchronized mode.
• CL is load capacity value of pins when testing.
• For tCP (Machine clock cycle time) , refer to “ (1) Clock Timing”.
52
Value
MB90540/540G/545/545G Series
• Internal Shift Clock Mode
tSCYC
2.4 V
SCK
0.8 V
0.8 V
tSLOV
2.4 V
SOT
0.8 V
tIVSH
SIN
tSHIX
0.8 VCC
0.8 VCC
0.2 VCC
0.2 VCC
• External Shift Clock Mode
tSLSH
SCK
0.2 VCC
tSHSL
0.8 VCC
0.8 VCC
0.2 VCC
tSLOV
2.4 V
SOT
0.8 V
tIVSH
SIN
tSHIX
0.8 VCC
0.8 VCC
0.2 VCC
0.2 VCC
53
MB90540/540G/545/545G Series
(10) Timer Input Timing
(MB90F543/F549 : VCC = 4.5 V to 5.5 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Parameter
Input pulse width
Symbol
Pin name
tTIWH
TIN0, TIN1
tTIWL
IN0 to IN7
Value
Condition

Min
Max
4 tCP

Units
Remarks
ns
• Timer Input Timing
0.8 VCC
0.8 VCC
0.2 VCC
tTIWH
0.2 VCC
tTIWL
(11) Timer Output Timing
(MB90F543/F549 : VCC = 4.5 V to 5.5 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Parameter
CLK↑→TOUT change time
Symbol
Pin name
Condition
tTO
TOT0 to TOT1,
PPG0 to PPG3

• Timer Output Timing
2.4 V
CLK
2.4 V
0.8 V
TOUT
tTO
54
Value
Min
Max
30

Units
ns
Remarks
MB90540/540G/545/545G Series
(12) Trigger Input Timing
(MB90F543/F549 : VCC = 4.5 to 5.5 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Parameter
Symbol
Pin name
Condition
Input pulse width
tTRGH
tTRGL
INT0 to INT7,
ADTG

Value
Units
Remarks

ns
Under nomal operation

µs
In stop mode
Min
Max
5 tCP
1
• Trigger Input Timing
0.8 VCC
0.8 VCC
0.2 VCC
tTRGH
0.2 VCC
tTRGL
55
MB90540/540G/545/545G Series
5. A/D Converter
• Electrical Characteristics
(MB90F543/F549 : VCC = AVCC = 5.0 V±10%, VSS = AVSS = 0.0 V, 3.0 V ≤ AVRH − AVRL, TA = −40 °C to +85 °C)
(Other than MB90F543/F549 : VCC = AVCC = 5.0 V±10%, VSS = AVSS = 0.0 V, 3.0 V ≤ AVRH − AVRL, TA = −40 °C to +105 °C)
Parameter
Symbol
Pin name
Resolution

Conversion error
Value
Units
Remarks
Min
Typ
Max



10
bit




±5.0
LSB
Nonlinearity error




±2.5
LSB
Differential nonlinearity
error




±1.9
LSB
Zero transition voltage
VOT
AN0 to AN7
AVRL − 3.5 AVRL + 0.5 AVRL + 4.5
LSB
LSB
LSB
mV
Full scale transition voltage
VFST
AN0 to AN7
AVRH − 6.5 AVRH − 1.5 AVRH + 1.5
LSB
LSB
LSB
mV
Compare time


352 tCP


ns
Internal
frequency :
16 MHz
Sampling time


64 tCP


ns
Internal
frequency :
16 MHz
Analog port input current
IAIN
AN0 to AN7
−1

1
µA
VCC = AVCC =
5.0 V ± 1%
Analog input voltage range
VAIN
AN0 to AN7
AVRL

AVRH
V
Reference voltage range
Power supply current
Reference voltage supply
current
Offset between input
channels

AVRH
AVRL + 2.7

AVCC
V

AVRL
0

AVRH − 2.7
V
IA
AVCC

5

mA
IAH
AVCC


5
µA
*
IR
AVRH

400
600
µA
Flash device

140
260
µA
Mask ROM
IRH
AVRH


5
µA
*

AN0 to AN7


4
LSB
* : When not using an A/D converter, this is the current (VCC = AVCC = AVRH = 5.0 V) when the CPU is stopped.
Note: The functionality of the A/D converter is only guaranteed for VCC = 5.0 V ± 10 % (also for MB90543G(S)/
547G (S) /548GL (S) /F548GL (S) ) .
56
MB90540/540G/545/545G Series
• A/D Converter Glossary
Resolution : Analog changes that are identifiable with the A/D converter
Linearity error : The deviation of the straight line connecting the zero transition point (“00 0000 0000” ←→ “00
0000 0001”) with the full-scale transition point (“11 1111 1110” ←→ “11 1111 1111”) from actual
conversion characteristics
Differential linearity error : The deviation of input voltage needed to change the output code by 1 LSB from the
theoretical value
Total error : The total error is defined as a difference between the actual value and the theoretical value, which
includes zero-transition error/full-scale transition error and linearity error.
Total error
3FF
0.5 LSB
Actual conversion
Value
3FE
Digital output
3FD
{1 LSB × (N − 1) + 0.5 LSB}
004
VNT
(measured value)
003
Actual conversion
characteristics
Theoretical
characteristics
002
001
0.5 LSB
AVRL
AVRH
Analog input
1 LSB = (Theoretical value)
AVRH − AVRL
[V]
1024
VOT (Theoretical value) = AVRL + 0.5 LSB [V]
VFST (Theoretical value) = AVRH − 1.5 LSB [V]
Total error for digital output N =
VNT − {1 LSB × (N − 1) + 0.5 LSB}
[LSB]
1 LSB
VNT : Voltage at a transition of digital output from (N − 1) to N
(Continued)
57
MB90540/540G/545/545G Series
(Continued)
Linearity error
3FE
3FD
Digital output
Theorential characteristics
Actual conversion
value
{1 LSB × (N − 1) + VOT }
N+1
Actual conversion value
VFST
(measured value)
VNT
004
Actual conversion
characteristics
003
Digital output
3FF
Differential linearity error
N
V (N + 1) T
(measured value)
N−1
VNT (measured value)
002
Theoretical
characteristics
001
Acturel conversion
value
N−2
VOT (measured value)
AVRL
AVRH
AVRL
Analog input
Linearity error of
digital output N
=
AVRH
Analog input
VNT − {1 LSB × (N − 1) + VOT}
[LSB]
1 LSB
Differential linearity error V (N + 1) T − VNT
=
− 1 LSB [LSB]
of digital N
1 LSB
1 LSB = VFST − VOT [V]
1022
VOT : Voltage at transition of digital output from “000H” to “001H”
VFST : Voltage at transition of digital output from “3FEH” to “3FFH”
• Notes on Using A/D Converter
Select the output impedance value for the external circuit of analog input according to the following conditions, :
• Output impedance values of the external circuit of 15 kΩ or lower are recommended.
• When capacitors are connected to external pins, the capacitance of several thousand times the internal
capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor
and internal capacitor.
Note : When the output impedance of the external circuit is too high, the sampling period for analog voltages may
not be sufficient (sampling period = 4.00 µs @machine clock of 16 MHz) .
• Equipment of analog input circuit model
Comparator
Analog input
3.2 kΩ Max
30 pF Max
• Error
The smaller the | AVRH − AVRL |, the greater the error would become relatively.
58
MB90540/540G/545/545G Series
6. Flash Memory Program/Erase Characteristics
Parameter
Condition
Sector erase time
Chip erase time
TA = + 25 °C
VCC = 5.0 V
Word (16 bit width)
programming time
Erase/Program cycle

Value
Units
Remarks
15
s
Excludes 00H programming prior erasure
5

s
7

s

16
3,600
µs
10,000


cycle
Min
Typ
Max

1

MB90F543/F543G (S) /
F548G (S) /F548GL (S) Excludes 00H
programming
MB90F549/F549G (S) / prior erasure
F546G (S)
Excludes system-level overhead
59
MB90540/540G/545/545G Series
■ EXAMPLE CHARACTERISTICS
• “H” level output voltage
• “L” level output voltage
VOL – IOL
VOH – IOH
(VCC = 4.5 V,Ta = +25˚C)
(VCC = 4.5 V, Ta = +25˚C)
5
0.9
4.5
0.8
4
0.7
3.5
VOL [V]
VOH [V]
0.6
3
2.5
0.5
0.4
2
0.3
1.5
1
0.2
0.5
0.1
0
0
0
-2
-4
-6
-8
-10
0
• “H” level input voltage/ “L” level input voltage
(Hysterisis inpiut)
Vin – Vcc
(Ta = +25˚C)
5
4
Vin [V]
VIH
3
VIL
2
1
0
3.5
4
4.5
5
Vcc [V]
60
4
6
IOL [mA]
IOH [mA]
3
2
5.5
6
6.5
8
10
MB90540/540G/545/545G Series
• Power supply current (MB90549G)
Icc – Vcc
Iccs – Vcc
(Ta = +25˚C)
(Ta = +25˚C)
12
40
fcp = 16 MHz
fcp = 16 MHz
35
10
fcp = 12 MHz
30
fcp = 12 MHz
8
fcp = 8 MHz
20
Icc [mA]
Icc [mA]
fcp = 10 MHz
fcp = 10 MHz
25
15
fcp = 8 MHz
6
4
fcp = 4 MHz
fcp = 4 MHz
10
fcp = 2 MHz
fcp = 2 MHz
2
5
0
0
2
3
4
5
6
7
2
3
4
5
6
7
Vcc [V]
Vcc [V]
ICTS – VCC
ICCL – VCC
(Ta = +25˚C)
600
(Ta = +25˚C)
100
90
500
80
fcp = 2 MHz
70
ICCL [µA]
ICTS [µA]
400
300
60
50
40
200
30
fcp = 8 kHz
20
100
10
0
0
2
3
4
5
Vcc [V]
6
7
2
3
4
5
6
7
Vcc [V]
61
MB90540/540G/545/545G Series
ICCLS – VCC
ICCT – VCC
(Ta = +25˚C)
(Ta = +25˚C)
40
25
35
20
30
ICCT [µA]
ICCLS [µA]
25
20
15
10
15
fcp = 8 kHz
10
fcp = 8 kHz
5
5
0
0
2
3
4
5
2
7
6
3
4
Vcc [V]
7
ICCH1 – VCC
(hardware standby, Ta = +25 ˚C)
(STOP, Ta = +25 ˚C)
100
20
90
18
85
16
70
14
ICCH1 [µA]
ICCH2 [µA]
6
Vcc [V]
ICCH2 – VCC
60
50
12
10
40
8
30
6
20
4
10
2
0
0
2
3
4
5
VCC [V]
62
5
6
7
2
3
4
5
VCC [V]
6
7
MB90540/540G/545/545G Series
• Power supply current (MB90F549G)
Iccs – Vcc
Icc – Vcc
(Ta = +25 ˚C)
(Ta = +25 ˚C)
14
45
fcp = 16 MHz
fcp = 16 MHz
40
12
35
fcp = 12 MHz
fcp = 12 MHz
10
30
fcp = 10 MHz
ICC [mA]
ICC [mA]
fcp = 10 MHz
25
fcp = 8 MHz
20
15
fcp = 4 MHz
8
fcp = 8 MHz
6
fcp = 4 MHz
4
10
fcp = 2 MHz
fcp = 2 MHz
2
5
0
0
2
3
4
5
6
2
7
3
4
5
VCC [V]
6
7
VCC [V]
ICTS – VCC
ICCL – VCC
(Ta = +25 ˚C)
(Ta = +25 ˚C)
600
300
250
500
fcp = 2 MHz
200
400
ICCL [µA]
ICTS [µA]
fcp = 8 kHz
300
150
200
100
100
50
0
0
2
3
4
5
VCC [V]
6
7
2
3
4
5
6
7
VCC [V]
63
MB90540/540G/545/545G Series
ICCLS – VCC
ICCT – VCC
(Ta = +25 ˚C)
(Ta = +25 ˚C)
25
45
40
20
35
30
ICCT [µA]
ICCLS [µA]
15
25
20
15
10
fcp = 8 MHz
fcp = 8 MHz
10
5
5
0
0
2
3
4
5
6
2
7
3
4
VCC [V]
90
18
85
16
70
14
ICCH1 [µA]
ICCH2 [µA]
20
60
50
10
8
30
6
20
4
10
2
0
0
5
VCC [V]
64
12
40
4
7
(STOP, Ta = +25 ˚C)
(hardware standby, Ta = +25 ˚C)
100
3
6
ICCH1 – VCC
ICCH2 – VCC
2
5
VCC [V]
6
7
2
3
4
5
VCC [V]
6
7
MB90540/540G/545/545G Series
■ ORDERING INFORMATION
Part number
Package
MB90F543PF
MB90F549PF
MB90F543GPF
MB90F543GSPF
MB90F546GPF
MB90F546GSPF
MB90F548GPF
MB90F548GSPF
MB90F548GLPF
MB90F548GLSPF
MB90F549GPF
MB90F549GSPF
MB90543GPF
MB90543GSPF
MB90547GPF
MB90547GSPF
MB90548GPF
MB90548GSPF
MB90549GPF
MB90549GSPF
100-pin Plastic QFP
(FPT-100P-M06)
MB90F543PFV
MB90F549PFV
MB90F543GPFV
MB90F543GSPFV
MB90F546GPFV
MB90F546GSPFV
MB90F548GPFV
MB90F548GSPFV
MB90F548GLSPFV
MB90F549GPFV
MB90F549GSPFV
MB90543GPFV
MB90543GSPFV
MB90547GSPFV
MB90547GSPFV
MB90548GPFV
MB90548GSPFV
MB90549GPFV
MB90549GSPFV
100-pin Plastic LQFP
(FPT-100P-M05)
Remarks
65
MB90540/540G/545/545G Series
■ PACKAGE DIMENSIONS
100-pin Plastic QFP
(FPT-100P-M06)
Note: Pins width and pins thickness include plating thickness.
23.90±0.40(.941±.016)
20.00±0.20(.787±.008)
80
51
81
50
0.10(.004)
17.90±0.40
(.705±.016)
14.00±0.20
(.551±.008)
INDEX
Details of "A" part
100
0.25(.010)
+0.35
3.00 –0.20
+.014
.118 –.008
(Mounting height)
0~8°
31
1
30
0.65(.026)
0.32±0.05
(.013±.002)
0.13(.005)
M
0.17±0.06
(.007±.002)
0.80±0.20
(.031±.008)
0.88±0.15
(.035±.006)
"A"
C
0.25±0.20
(.010±.008)
(Stand off)
2001 FUJITSU LIMITED F100008S-c-4-4
Dimensions in mm (inches)
100-pin Plastic LQFP
(FPT-100P-M05)
∗Pins width and pins thickness include plating thickness.
16.00±0.20(.630±.008)SQ
14.00±0.10(.551±.004)SQ
75
51
76
50
0.08(.003)
Details of "A" part
+0.20
100
26
1
25
C
0.20±0.05
(.008±.002)
0.08(.003)
M
0.10±0.10
(.004±.004)
(Stand off)
0°~8°
"A"
0.50(.020)
+.008
1.50 –0.10 .059 –.004
(Mounting height)
INDEX
0.145±0.055
(.0057±.0022)
0.50±0.20
(.020±.008)
0.60±0.15
(.024±.006)
0.25(.010)
2000 FUJITSU LIMITED F100007S-3c-5
Dimensions in mm (inches)
66
MB90540/540G/545/545G Series
FUJITSU LIMITED
For further information please contact:
Japan
FUJITSU LIMITED
Marketing Division
Electronic Devices
Shinjuku Dai-Ichi Seimei Bldg. 7-1,
Nishishinjuku 2-chome, Shinjuku-ku,
Tokyo 163-0721, Japan
Tel: +81-3-5322-3353
Fax: +81-3-5322-3386
http://edevice.fujitsu.com/
North and South America
FUJITSU MICROELECTRONICS AMERICA, INC.
3545 North First Street,
San Jose, CA 95134-1804, U.S.A.
Tel: +1-408-922-9000
Fax: +1-408-922-9179
Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: +1-800-866-8608
Fax: +1-408-922-9179
http://www.fma.fujitsu.com/
Europe
FUJITSU MICROELECTRONICS EUROPE GmbH
Am Siebenstein 6-10,
D-63303 Dreieich-Buchschlag,
Germany
Tel: +49-6103-690-0
Fax: +49-6103-690-122
http://www.fme.fujitsu.com/
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD.
#05-08, 151 Lorong Chuan,
New Tech Park,
Singapore 556741
Tel: +65-6281-0770
Fax: +65-6281-0220
http://www.fmal.fujitsu.com/
Korea
FUJITSU MICROELECTRONICS KOREA LTD.
1702 KOSMO TOWER, 1002 Daechi-Dong,
Kangnam-Gu,Seoul 135-280
Korea
Tel: +82-2-3484-7100
Fax: +82-2-3484-7111
http://www.fmk.fujitsu.com/
F0207
 FUJITSU LIMITED Printed in Japan
All Rights Reserved.
The contents of this document are subject to change without notice.
Customers are advised to consult with FUJITSU sales
representatives before ordering.
The information and circuit diagrams in this document are
presented as examples of semiconductor device applications, and
are not intended to be incorporated in devices for actual use. Also,
FUJITSU is unable to assume responsibility for infringement of
any patent rights or other rights of third parties arising from the use
of this information or circuit diagrams.
The products described in this document are designed, developed
and manufactured as contemplated for general use, including
without limitation, ordinary industrial use, general office use,
personal use, and household use, but are not designed, developed
and manufactured as contemplated (1) for use accompanying fatal
risks or dangers that, unless extremely high safety is secured, could
have a serious effect to the public, and could lead directly to death,
personal injury, severe physical damage or other loss (i.e., nuclear
reaction control in nuclear facility, aircraft flight control, air traffic
control, mass transport control, medical life support system, missile
launch control in weapon system), or (2) for use requiring
extremely high reliability (i.e., submersible repeater and artificial
satellite).
Please note that Fujitsu will not be liable against you and/or any
third party for any claims or damages arising in connection with
above-mentioned uses of the products.
Any semiconductor devices have an inherent chance of failure. You
must protect against injury, damage or loss from such failures by
incorporating safety design measures into your facility and
equipment such as redundancy, fire protection, and prevention of
over-current levels and other abnormal operating conditions.
If any products described in this document represent goods or
technologies subject to certain restrictions on export under the
Foreign Exchange and Foreign Trade Law of Japan, the prior
authorization by Japanese government will be required for export
of those products from Japan.
Similar pages