Data Sheet

INTEGRATED CIRCUITS
DATA SHEET
SAA1305T
On/off logic IC
Product specification
Supersedes data of 1998 Sep 04
2004 Jan 15
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
FEATURES
• 8 accurate Schmitt trigger inputs with clamp circuits
• Very low quiescent current
• Reset generator circuit
• Changed information output
• On/off output to control a regulator IC which supplies the
microcontroller
The SAA1305T can replace an existing on/off logic built-up
with discrete components.
• 32.768 kHz RC oscillator and/or a 32.768 kHz crystal
oscillator
The SAA1305T contains 8 inputs with accurate Schmitt
triggers and clamp circuits. The main function of this IC is
an intelligent I/O expander with 2 modes of operation:
• No delayed reset needed (start-up behaviour oscillator
fixed by internal logic)
1. Normal I/O expander: the microcontroller (master) is
running and the SAA1305T acts like a slave.
• Watchdog timer function
• Watch function.
2. Sleep mode of the total application: the microcontroller
is stopped and the SAA1305T acts like a master.
During an event, the microcontroller is awakened.
GENERAL DESCRIPTION
The communication with the IC is performed via the
I2C-bus (400 kHz). Extra functions of the SAA1305T are:
• Blinking LED oscillator with drive circuit for LED
• LED blinker circuit
The SAA1305T is an on/off logic IC, intended for use in car
radios to interface between a microcontroller and various
input signals such as ignition, low supply detection, on/off
key and external control signals.
• One-day watch
• Watchdog timer.
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
MIN.
4.5
TYP.
5.0
MAX.
5.5
UNIT
VDD
supply voltage
operating
V
Iq
quiescent supply current
VDD = 5 V; standby mode −
130
200
µA
fSCL(max)
maximum SCL clock frequency
−
−
400
kHz
Tvj
virtual junction temperature
−
−
150
°C
ORDERING INFORMATION
PACKAGE
TYPE NUMBER
NAME
SAA1305T
2004 Jan 15
SO24
DESCRIPTION
plastic small outline package; 24 leads; body width 7.5 mm
2
VERSION
SOT137-1
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
BLOCK DIAGRAM
handbook, full pagewidth
D0
D1
D2
D3
D4
D5
D6
D7
1
COMPARATOR
2
3
4
5
NEW
LATCH
RESET
GENERATOR
OLD
LATCH
SCL
23
9
6
SAA1305T
7
RP
ON/OFF
VL TIMER
18
20
I2C-BUS
INTERFACE
LED DRIVER
22
WATCHDOG
TIMER
21
16
19
17
14
11
ERROR
COUNTER
SUPPLY
10
12
15
13
MGR200
LED
VSS
RES
VDD
TS
WATCH TIMER
ALARM TIMER
OSCILLATOR
XTAL2
XTAL1
3
OSC2
OSC1
Fig.1 Block diagram.
2004 Jan 15
CHI
8
STATUS
SDA
24
MASK
TST
WD
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
PINNING
SYMBOL
PIN
DESCRIPTION
D0
1
input D0; generates a reset pulse on pin RP and a LOW-level voltage on pin CHI
D1
2
input D1; generates a reset pulse on pin RP and a LOW-level voltage on pin CHI
D2
3
input D2; generates a reset pulse on pin RP and a LOW-level voltage on pin CHI
D3
4
input D3; generates a reset pulse on pin RP and a LOW-level voltage on pin CHI
D4
5
input D4; generates a reset pulse on pin RP and a LOW-level voltage on pin CHI
D5
6
input D5; generates a reset pulse on pin RP and a LOW-level voltage on pin CHI
D6
7
input D6; generates a reset pulse on pin RP and a LOW-level voltage on pin CHI
D7
8
input D7; generates a reset pulse on pin RP and a LOW-level voltage on pin CHI
ON/OFF
9
on/off output (off is active LOW); for controlling the enable of a separate power supply IC from the
microcontroller
RES
10
reset input (active LOW); for power-on or system reset for the IC
WD
11
Watchdog timer trigger input signal from the microcontroller
TS
12
timer start input (active LOW); to trigger the VL (is an undervoltage) timer (250 ms)
TST
13
test purpose input; must be connected to VSS
OSC1
14
RC oscillator output (32.768 kHz)
OSC2
15
RC oscillator input (32.768 kHz)
XTAL1
16
crystal oscillator output (32.768 kHz)
XTAL2
17
crystal oscillator input (32.768 kHz)
SDA
18
I2C-bus serial data input/output; interface to the microcontroller
VSS
19
ground supply (0 V)
SCL
20
I2C-bus serial clock line input; interface to the microcontroller
VDD
21
supply voltage; 5 V ±10% with a current consumption of maximum 200 µA (without LED current)
LED
22
light emitting diode output; to drive a LED up to 20 mA (high side switch to VDD)
RP
23
reset pulse output
CHI
24
change information output (active LOW); note 1
Note
1. The following results in a LOW-level voltage on pin CHI:
a) A change on any of the (non-masked) inputs D0 to D7.
b) A device reset.
c) An alarm or VL timer event.
d) An oscillator fault or a failed I2C-bus read sequence after a change information signal.
e) A failed Watchdog timer trigger sequence.
2004 Jan 15
4
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
Reset time
The pulse time on pin RP is selectable via an I2C-bus
command; see Table 8. The default value after Power-on
reset is the longest time (20 ms). Selectable pulse times
via the control register are: 1, 5, 10 and 20 ms.
handbook, halfpage
D0 1
24 CHI
D1 2
23 RP
D2 3
22 LED
D3 4
21 VDD
D4 5
20 SCL
With the rising edge of the reset pulse all inputs, except the
Watchdog timer and VL timer, are disabled until the
I2C-bus command ENABLE-RESET. Each pulse on
pin RP resets the internal I2C-bus interface.
19 VSS
D5 6
On/off
SAA1305T
D6 7
18 SDA
D7 8
17 XTAL2
The output signal on pin ON/OFF remains HIGH after a
trigger event. Trigger sources are:
ON/OFF 9
16 XTAL1
• Alterations on any of the inputs D0 to D7
RES 10
15 OSC2
• An impedance detection
WD 11
14 OSC1
• A device reset
13 TST
• A VL (is an undervoltage) timer or alarm timer event
TS 12
• An oscillator fault.
MGR201
In the event of a five time failed Watchdog timer trigger or
missed I2C-bus read sequence (after a change information
indication), an internal logic circuit will reset pin ON/OFF
and set the IC in the standby mode. It is also possible to
control pin ON/OFF during the run mode via an I2C-bus
command (see Table 8, bit 1). In principal two stable IC
modes are possible; see Fig.3:
Fig.2 Pin configuration.
FUNCTIONAL DESCRIPTION
1. Standby mode: an oscillator fault and the following IC
function groups can trigger a reset pulse to enter the
run mode;
Figure 1 shows the block diagram for the SAA1305T.
Details are explained in the subsequent sections.
a) Watch (alarm timer).
Watch and alarm functions
b) Supply (device reset).
An internal RAM (watch register) counts automatically the
seconds for one-day (one-day reset also automatically).
The watch register can be set and read from the I2C-bus.
An alarm function is possible via a second RAM (alarm
register) and is programmable via the I2C-bus. The alarm
timer triggers pin CHI and if enabled the reset pulse on
pin RP. After a device reset the content of the alarm
register is FFFFH (alarm function is disabled) and the
content of watch register is 0000H.
c) Inputs D0 to D7 (a change on any of these inputs
or an impedance detection).
The Watchdog timer and the VL timer are disabled in
the standby mode.
2. Run mode: only the Watchdog timer (WD), an
oscillator fault, a missed I2 C-bus communication and
the reset input (RES) can trigger a reset pulse. It is
possible to enter the standby mode via control register
bit 0; see Table 8.
LED control
The dynamic mode or wait mode is possible but can only
be started from the run mode (see Section “VL timer”).
The I2C-bus interface control (see Table 10) for the LED
contains:
• Two function control bits
• Two control bits for the blink LED frequency
• Two control bits for the blink LED duration time.
All bits are combined within the LED register.
2004 Jan 15
5
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
handbook, full pagewidth
SAA1305T
OPERABLE
RES = HIGH
I2C-bus error counter = 5
Watchdog timer error counter = 5
STANDBY
RUN
RESET
event(3); CHI
entry(1)
control register bit 0
event(2)
VL timer start
VL timer end
input D0 = logic 1
entry(4)
event(5)
WAIT
entry(6)
event(5)
oscillator fault
RES = LOW
MGR202
(1)
(2)
(3)
(4)
(5)
(6)
See Section “Run mode entries”.
See Section “Run mode events”.
Possible events are: alterations on any of the inputs D0 to D7, an impedance detection, an alarm timer event and an oscillator fault.
See Section “Standby mode entries”.
Not available.
See Section “Wait mode entries”.
Fig.3 State diagram for IC modes.
RUN MODE ENTRIES
WAIT MODE ENTRIES
• Reset Watchdog timer error counter
• Disable Watchdog timer
• Enable Watchdog timer
• Reset I2C-bus error counter
• Enable VL timer function
• Reset Watchdog timer error counter
• Generate reset pulse
• Start VL timer
• Disable reset generation via inputs D0 to D7 changes
(inclusive impedance detection) and watch compare
• Set pin CHI in 3-state
• Set pin ON/OFF to LOW (OFF is active).
• Reset I2C-bus interface
• Set pin CHI to LOW (LOW = active)
STANDBY MODE ENTRIES
• Set pin ON/OFF to HIGH (ON is active).
• Disable Watchdog timer
• Reset Watchdog timer error counter
RUN MODE EVENTS
• Reset I2C-bus error counter
• I2C-bus read and write commands
• Disable VL timer function
• Watchdog timer reset
• Enable reset generation via inputs D0 to D7 changes
(inclusive impedance detection) and watch compare
• Missed I2C-bus communication after a (CHI) change
information signal
• Set pin ON/OFF to LOW (OFF is active)
• Oscillator fault.
2004 Jan 15
• Set pin CHI in 3-state.
6
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
Due to the fact, that a ‘reset pulse’ signal or a ‘change
information’ signal are also possible via the Watchdog
timer, VL timer, alarm timer, impedance detection,
oscillator fault or after a device reset, the information about
these different events is also available via corresponding
bits within the status register; see Table 5.
Serial I/O
I2C-bus
interface (slave) operates
The hardware of the
with a maximum clock frequency of 400 kHz.
Inputs
Pins D0 to D7 are connected to latches (new register).
Each latch contains and stores the input change until the
read out via the I2C-bus (read out of new register).
A second register (old register, latches) contains the input
situation before a ‘reset pulse’ signal or HIGH-to-LOW
transition of pin CHI. After a level change on any of the
inputs D0 to D7 (content of new register into ‘old’ register),
pin CHI will indicate this event. Reading the ‘old’ register
has no influence on any latch content. Reading the new
register will shift the content into the old register. During
the I2C-bus read sequence of the new register the latch
content will be shifted into the corresponding old latch and
afterwards the new latches are enabled until the next
change on this input. The functions of the inputs D0 to D7
are shown in Table 1.
Table 1
A status I2C-bus read sequence resets the status register
and pin CHI. Only after a change on any of the inputs
D0 to D7, an I2C-bus read sequence of the status register,
old register and new register is it necessary to reset
pin CHI. The inputs D4 to D7 are maskable via the
I2C-bus; see Table 8. All masked inputs (defined via the
control register) are blocked to trigger pins CHI and RP.
During the disable phase of the masked inputs the
corresponding bits within the old and new registers will be
continuously refreshed with the actual input level.
Input logic levels and functions
INPUT
SCHMITT
TRIGGER INPUT
SPECIAL INPUT
MASKABLE
VL TIMER
INTERRUPT
IMPEDANCE
DETECTION
D7
X
−
X
−
−
D6
X
−
X
−
−
D5
X
−
X
−
−
D4
−
X
X
−
−
D3
−
X
−
−
−
D2
−
X
−
−
−
D1
X
−
−
−
X
D0
X
−
−
X
−
2004 Jan 15
7
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
Between detection and indication via the status register
bit 6, a delay time is integrated (programmable via the
impedance register bits 1 and 0; see Table 15). When the
1⁄ V
2 DD value is detected the EXNOR output will be set to
logic 1 (active) and after the programmed delay time the
status register bit 6 will be set to logic 1 (active). This event
will also be indicated via pin CHI and (if enabled) pin RP.
The impedance information (bit 6 is active) within the
status register is present until the I2C-bus status is read.
With the disappearance of the impedance information no
further actions will be generated. Every impedance signal
change during the delay time will restart the delay time.
However an impedance detection is only possible in the
event of a stable signal, at least for the programmed delay
time. Setting the status register bit 6 with a repetition time
which equals the ‘impedance delay time’ as long as
input D1 stays in high-impedance state is implemented.
IMPEDANCE DETECTION
Input D1 is a normal input with comparable behaviour like
the other seven inputs. The only difference is an additional
internal exclusive-NOR (EXNOR) connected between the
two comparator outputs for high and low detection;
see Fig.4. The EXNOR signal indicates, in combination
with a special external circuit on input D1, a voltage of
1⁄ V
2 DD on this input.
The simple input description for impedance detection is
probably not the real solution, but helps to explain the
function. Input D1 can be used as a normal input and for
impedance detection as described in Table 2. For normal
use the output Q acts like every other input, but for
impedance detection the EXNOR output S is also
important. Output S is linked to the status register bit 6 and
indicates the 1⁄2VDD; see Table 5.
handbook, full pagewidth
12 V
5V
O1
ignition
key 10 kΩ
100 kΩ
input D1
3.5 V
S
Q
R
100 kΩ
O2
S
1.5 V
MGR203
Fig.4 Simple input description for impedance detection.
Table 2
Logic levels for impedance detection
IGNITION KEY
12 V
O1
O2
Q
S
1
0
1
0
Open-circuit (VI = 2.5 V)
0
0
0 or 1
1
Ground (VI < 1.5 V)
0
1
0
0
2004 Jan 15
8
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
Watchdog timer
After the HIGH-to-LOW transition of the reset pulse output,
the first transition change within 500 ms on pin WD will be
detected as the first trigger from the microcontroller. The
timing diagram for the Watchdog timer trigger signal is
shown in Fig.5.
An internal Watchdog timer is active after each reset pulse
output and can be triggered via pin WD. In the event of a
not specified pulse, a delayed or missing trigger pulse, a
reset on pin RP will be the immediate reaction.
handbook, halfpage
RP
WD
(1)
(2)
(3)
MGR220
(1) In the event of a not specified, a delayed or missing trigger signal, a reset on pin RP will be the immediate reaction.
(2) The maximum time until signal change for first Watchdog timer is 500 ms.
(3) The time until next signal change is minimum 200 ms and maximum 300 ms.
Fig.5 Watchdog timer trigger timing.
Oscillators
VL timer
Two oscillator types are built-in, a RC oscillator (designed
for 32.768 kHz) and a crystal oscillator (32.768 kHz), both
with separate pins. For a proper device function an
oscillator control circuit is integrated. This circuit
supervises the oscillator function and creates a reset and
oscillator restart in the event of an oscillator failure.
A built-in timer, which can be started with a HIGH-to-LOW
transition on pin TS, triggers, after 250 ms, pins RP
and CHI and sets pin ON/OFF. The VL timer starts only
once after a valid start condition. Default state after a
Power-on reset is not active. A VL timer start resets the
Watchdog timer. During run time of the VL timer is
ON/OFF = LOW, CHI = 3-state and the Watchdog timer is
disabled.
In the event of an oscillator fault, the event will be indicated
after a restart via the status register bit 5. During the
oscillator failure phase some outputs remain at a defined
level as shown in Table 3.
Pin TS is only active during the run mode. During run time
of the VL timer the IC remains in the wait mode. Only a
HIGH-level signal on input D0 can stop the VL timer in the
same way as after 250 ms. In the event of an oscillator
fault the IC also enters the run mode but without an
influence on the status register bit 2. During the wait mode
an influence of the status register via other sources (e.g.
timer and inputs) is possible, but a transition from wait
mode to run mode is only possible as described above.
The RC oscillator accuracy is 5%.
When operating with the RC oscillator, pin XTAL2 must be
connected to VDD or VSS to minimize the quiescent
current. When operating with the crystal oscillator
pin OSC2 must be connected to VSS or VDD.
2004 Jan 15
9
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
Power-on or system reset
After the system reset (rising edge on pin RES) all internal
registers are in a defined condition (see Table 4) and the
outputs are as shown in Table 3 for RES = HIGH.
The reset input (pin RES) is of the CMOS input levels type.
During a LOW level on pin RES the outputs are as shown
in Table 3 for RES = LOW.
Table 3
Logic levels for the reset input and oscillator failure
PIN
RP
RES = LOW
HIGH
RES = HIGH
HIGH (voltage on VDD)
3-state [after a defined time (maximum reset time)]
OSCILLATOR FAILURE
3-state
ON/OFF
LOW
HIGH
LOW
LED
LOW
LOW
LOW
SDA
3-state
3-state (receiving mode if RP = LOW)
3-state
CHI
3-state
LOW (information for microcontroller)
LOW
Table 4
Defined condition after reset for the registers; RES = HIGH
REGISTER
CONTENTS
Status register
02 (HEX)
New register
all input latches are enabled
Old register
same levels as corresponding inputs during falling edge on pin RES
Control register
03 (HEX)
LED register
04 (HEX)
Alarm register
FFFF (HEX); see Table 7
Watch register
0000 (HEX)
Impedance register 03 (HEX)
2004 Jan 15
10
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
To terminate the stream of bytes, the master must not
acknowledge the last byte output, but must generate a
STOP condition. The output data is from consecutive byte
addresses, with the internal byte address counter
automatically incremented after each byte output. In the
event of higher read sequences than available data bytes,
the 7th and 8th bit content are 0 and the address counter
will generate a wrap around (output at address 0).
I2C-BUS INTERFACE COMMANDS
I2C-bus communication is only possible in the run mode.
Read mode operations
Only the sequential read mode is possible. The IC starts
after every device select (code 48) to output data 1.
However, in this event the master does acknowledge the
data output and the IC continues to output the next data in
sequence; see Figs 6 and 7.
handbook, full pagewidth
S
START
condition
acknowledge
acknowledge
DEVICE SELECT
The definitions of the bits are given in Tables 5, 6 and 7.
acknowledge
DATA 1
no acknowledge
DATA N
P
STOP
condition
R/W
MGR221
Fig.6 I2C-bus read mode sequence.
handbook, full pagewidth
START
DEVICE SELECT
STATUS
OLD
NEW
WATCH
byte
0
1
2
3, 4, 5, 6, 7
Fig.7 I2C-bus read data sequence.
2004 Jan 15
11
STOP
MGR222
Philips Semiconductors
Product specification
On/off logic IC
Table 5
SAA1305T
Definition of the status register bits
BIT
DESCRIPTION
7
a logic 1 indicates a change on any of the inputs D7 to D0
6
a logic 1 indicates a 1⁄2VDD on input D1 (impedance detection)
5
a logic 1 indicates a reset after an oscillator fault
4
a logic 1 indicates a reset caused by a missed I2C-bus communication after a change information signal
(no communication between two Watchdog timer trigger pulses)
3
a logic 1 indicates a timer alarm
2
a logic 1 indicates a VL timer reset
1
a logic 1 indicates a device reset (via pin RES)
0
a logic 1 indicates a Watchdog timer reset
Table 6
Definition of the old and new register bits
BIT
DESCRIPTION
7
data of input D7
6
data of input D6
5
data of input D5
4
data of input D4
3
data of input D3
2
data of input D2
1
data of input D1
0
data of input D0
Table 7
Definition of the watch and alarm register bits (read mode); note 1
ADDRESS
(HEX)
DATA BITS
2
4 to 0
3
5 to 0
4
DESCRIPTION
VALUES
DEFAULT
hours of alarm
0 to 31
31
minutes of alarm
0 to 63
63
5 to 0
seconds of alarm
0 to 63
63
5
4 to 0
hours of watch
0 to 23
0
6
5 to 0
minutes of watch
0 to 59
0
7
5 to 0
seconds of watch
0 to 59
0
Note
1. The alarm is disabled by writing a time larger than 24:00:00. With the default values the alarm function is disabled.
2004 Jan 15
12
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
Write mode operations
The transfer is terminated when the master generates a
STOP condition. In the event of a wrong address decoding
the IC sends a no acknowledge signal and ignores all
following data.
After a START condition the master sends a device select
code with the R/W bit reset to logic 0; see Fig.8. The IC
acknowledge this and waits for the address byte. After the
address the master sends the corresponding data, which
is acknowledged by the IC. It is possible to continue with
the data transfer, each byte is acknowledged by the IC.
The internal byte address counter is incremented after
each data transmission.
acknowledge
handbook, full pagewidth
S
DEVICE SELECT
START
condition
Figure 9 shows the sequence for write data mode. Both
alarm and watch registers consist of 3 bytes. The first byte
(2 and 5) is the most significant byte. The definitions of the
bits are given in Tables 8, 10, 14 and 15.
acknowledge
ADDRESS
acknowledge acknowledge
DATA 1
acknowledge
DATA N
R/W
P
MGR223
STOP
condition
Fig.8 I2C-bus write mode sequence.
handbook, full pagewidth
START
DEVICE SELECT
ADDRESS
CONTROL
LED
ALARM
WATCH
IMPEDANCE
byte
0
1
2, 3, 4
5, 6, 7
8
Fig.9 I2C-bus write data sequence.
2004 Jan 15
13
STOP
MGR224
Philips Semiconductors
Product specification
On/off logic IC
Table 8
SAA1305T
Definition of the control register bits
BIT
DESCRIPTION
7
part of the mask register; corresponds to input D7; a logic 1 disables input D7 (no influence on pin CHI)
6
part of the mask register; corresponds to input D6; a logic 1 disables input D6 (no influence on pin CHI)
5
part of the mask register; corresponds to input D5; a logic 1 disables input D5 (no influence on pin CHI)
4
part of the mask register; corresponds to input D4; a logic 1 disables input D4 (no influence on pin CHI)
3
content of bits 3 and 2 corresponds with the pulse width of the reset pulse output; see Table 9
2
1
control bit for pin ON/OFF; a logic 0 sets pin ON/OFF to VSS; a logic 1 sets pin ON/OFF to VDD
0
control bit (ENABLE-RESET) for the IC modes; only setting a logic 0 is possible; standby mode with disabled
Watchdog timer, enabled reset generation, ON/OFF = LOW and CHI = 3-state; with the rising edge of the
reset pulse output the IC enters the run mode with enabled Watchdog timer, disabled reset generation,
ON/OFF = HIGH (but controllable via control register bit 1) and CHI = HIGH (is active, not in 3-state)
Table 9
Pulse width of the reset pulse output
Table 12 Control bits for the blink LED frequency
BIT 3
BIT 2
PULSE WIDTH (ms)
BIT 3
BIT 2
FREQUENCY
0
0
20
0
0
2 Hz (0.5 s)
0
1
10
0
1
1 Hz (1 s)
1
0
5
1
0
0.67 Hz (1.5 s)
1
1
1
1
1
0.5 Hz (2 s)
Table 10 Definition of the LED register bits
BIT
7
Table 13 Control bits for the blink LED duration time
DESCRIPTION
BIT 1
BIT 0
DURATION TIME (ms)
bits 7 and 6 are function control bits;
see Table 11
0
0
20
6
0
1
30
5
no function
1
0
40
1
1
50
I2C-bus
4
reset
3
bits 3 and 2 are control bits for the blink LED
frequency (output LOW time); see Table 12
2
1
0
error counter
bits 1 and 0 are control bits for the blink LED
duration time; see Table 13
Table 11 Function control bits
BIT 7
BIT 6
0
0
LED output switched to ground
0
1
blink function according the LED
register bits 0 to 3
1
0
LED output switched to VDD
1
1
blink function according the LED
register bits 0 to 3
2004 Jan 15
FUNCTION
14
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
Table 14 Definition of the watch and alarm register bits (write mode); notes 1, 2 and 3
ADDRESS (HEX)
DATA BITS
2
4 to 0
3
DESCRIPTION
VALUES
DEFAULT
hours of alarm
0 to 31
31
5 to 0
minutes of alarm
0 to 63
63
4
5 to 0
seconds of alarm
0 to 63
63
5
4 to 0
hours of watch
0 to 23
0
6
5 to 0
minutes of watch
0 to 59
0
7
5 to 0
seconds of watch
0 to 59
0
Notes
1. The alarm is disabled by writing a time larger than 24:00:00. With the default values the alarm function is disabled.
The alarm is also disabled if hours >23 or minutes >59 or seconds >59.
2. There are several attention points if a senseless time is written to the alarm register, for example:
a) Write 25 to address 2; data bits 4 to 0 = 25 ⇒ hours = 25 (alarm disabled).
b) Write 70 to address 3; data bits 5 to 0 = 6 ⇒ minutes = 6.
c) Write 81 to address 4; data bits 5 to 0 = 17 ⇒ seconds = 17.
3. There are several attention points if a senseless time is written to the watch register, for example:
a) Write 25 to address 5; data bits 4 to 0 = 25 ⇒ hours = 23 (limited).
b) Write 70 to address 6; data bits 5 to 0 = 6 ⇒ minutes = 6.
c) Write 81 to address 7; data bits 5 to 0 = 17 ⇒ seconds = 17.
Table 15 Definition of the impedance register bits
BIT
DESCRIPTION
7
no function
6
no function
5
no function
4
no function
3
no function
2
enable or disable bit for the impedance detection
0 = inactive (1⁄2VDD detection without influence on the status register)
1 = active (1⁄2VDD detection with influence on the status register)
1
bits 1 and 0 are control bits for the impedance detection delay time; see Table 16
0
Table 16 Control bits for the impedance detection delay time
BIT 1
BIT 0
DELAY TIME
0
0
100 ms
0
1
250 ms
1
0
500 ms
1
1
1s
2004 Jan 15
15
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 60134).
SYMBOL
PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
VDD
supply voltage
operating
−0.5
+6.5
V
Iq
quiescent supply current
VDD = 5 V; standby mode
−
200
µA
VI(n)
input voltage on pins
fosc = 32 kHz
−0.5
+6.5
V
with 5 kΩ series resistor
−0.5
+17
V
fosc = 32 kHz
−0.5
+6.5
V
SDA, SCL, RES, WD and TS
D0 to D7
VO(n)
output voltage on pins CHI, RP,
ON/OFF and LED
fSCL(max)
maximum SCL clock frequency
−
400
kHz
Tvj
virtual junction temperature
−
150
°C
Tstg
storage temperature
−65
+150
°C
Tamb
ambient temperature
−40
+85
°C
THERMAL CHARACTERISTICS
SYMBOL
Rth(j-a)
PARAMETER
thermal resistance from junction to
ambient
CONDITIONS
VALUE
UNIT
78
K/W
in free air
CHARACTERISTICS
VDD = 5 V; Tamb = 25 °C; unless otherwise specified.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Supply
VDD
supply voltage
operating
4.5
5.0
5.5
V
Iq
quiescent supply current
note 1
−
130
200
µA
Inputs
PINS D0 TO D7
Vi(clamp)
input clamping voltage
Iclamp = 2 mA
5.5
6.5
8.3
V
Iclamp(h)
high clamping current
VD0 to VD7 >VDD
−
−
2
mA
ILI
input leakage current
VDx = 5 V
−
−
1
µA
3.4
3.5
3.6
V
SCHMITT TRIGGER INPUTS FOR PINS D0, D1 AND D5 TO D7
Vth(r)
rising threshold voltage
Vth(f)
falling threshold voltage
1.4
1.5
1.6
V
Vhys
hysteresis voltage
1.8
2
2.2
V
SPECIAL INPUTS FOR PINS D2, D3 AND D4
Vth(r)
rising threshold voltage
2.4
2.5
2.6
V
Vth(f)
falling threshold voltage
1.7
1.8
1.9
V
Vhys
hysteresis voltage
0.5
0.7
0.9
V
2004 Jan 15
16
Philips Semiconductors
Product specification
On/off logic IC
SYMBOL
SAA1305T
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
PIN SCL
VIL
LOW-level input voltage
0
−
1.5
V
VIH
HIGH-level input voltage
3
−
VDD
V
ILI
input leakage current
−
−
1
µA
fSCL(max)
maximum SCL clock frequency
−
−
400
kHz
ti(r)
input rise time
−
tbf
−
µs
ti(f)
input fall time
−
tbf
−
µs
Ci
input capacitance
−
−
7
pF
0
−
0.2VDD
V
Vi = 5 V; with output off
PINS RES, WD AND TS
VIL
LOW-level input voltage
VIH
HIGH-level input voltage
ILI
input leakage current
Ci
input capacitance
Vi = 5 V; with output off
0.8VDD
−
VDD
V
−
−
1
µA
−
−
7
pF
Inputs/outputs
PIN SDA
VIL
LOW-level input voltage
0
−
1.5
V
VIH
HIGH-level input voltage
3
−
VDD
V
VOL
LOW-level output voltage
IOL = 3 mA
0
−
1
V
Vi = 5 or 0 V
Ioff
3-state off current
−
−
10
µA
ti(r)
input rise time
−
−
2
µs
ti(f)
input fall time
−
−
2
µs
to(f)
output fall time
−
−
200
ns
Ci
input capacitance
1 V ≤ Vi ≤ 3 V
−
−
7
pF
CL
load capacitance
−
−
400
pF
CRYSTAL OSCILLATOR; notes 2 and 3; see Fig.10
Pdr
drive level power
−
10
−
µW
CL
load capacitance
−
7 to 12
−
pF
Rs
series resistance
−
40
−
kΩ
fosc
oscillator frequency
−
32.768
−
kHz
Q
Q factor
−
40000
100000
RC OSCILLATOR; note 4; see Fig.11
Cosc
oscillator capacitance
100
300
−
pF
Rosc
oscillator resistance
5
90
−
kΩ
fosc
oscillator frequency
Cosc = 300 pF;
Rosc = 90 kΩ; note 5
−
32.768
−
kHz
fclk(min)
minimum clock frequency
note 6
−
−
10
kHz
2004 Jan 15
17
Philips Semiconductors
Product specification
On/off logic IC
SYMBOL
SAA1305T
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Outputs
PIN LED
0
−
0.5
V
IOL = 16 mA
4
−
VDD
V
VOH > 1 V
−20
−
−
mA
VOL
LOW-level output voltage
IOL = 16 mA
VOH
HIGH-level output voltage
IOH
HIGH-level output current
PIN ON/OFF
VOL
LOW-level output voltage
IOL = 4 mA
0
−
0.5
V
VOH
HIGH-level output voltage
IOH = −600 µA
4.8
−
VDD
V
IOH = −4 mA
4
−
VDD
V
PIN CHI
VOL
LOW-level output voltage
IOL = 200 µA
0
−
0.5
V
ILO
output leakage current
VOH = VDD
−
−
5
µA
VOH
HIGH-level output voltage
IOH = −4 mA
4
−
VDD
V
Ioff
3-state off current
Vo = VDD or VSS
−
−
5
µA
PIN RP
Notes
1. The IC is programmed to standby mode via the I2C-bus command, no LED is connected, no I2C-bus communication,
one oscillator is running and the Watchdog timer is disabled.
2. When running on crystal oscillator, the input of the RC oscillator must be connected to VDD or VSS.
3. Preferable crystal types: MU206S and DMX38.
4. When running on RC oscillator, the input of the crystal oscillator must be connected to VDD or VSS.
0.87
5. The RC oscillator frequency f osc = -----------------------------R osc × C osc
The RC oscillator frequency tolerance ∆f osc =
2
6. Below this maximum value the IC will detect an oscillator fault.
2004 Jan 15
2
∆R osc + ∆C osc + ( 0.05 × f osc )
18
2
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
APPLICATION CIRCUITS
VDD
handbook, full pagewidth
R4
1 kΩ
input D7 input D4
1
2
3
4
5
6
7
8
R3
25 kΩ
R1
33 kΩ
24
23
9
SAA1305T
12
18
20
R2
20 kΩ
11
10 21 19
22
R5
1 kΩ
16 17 14 15
13
(1)
C2
15 pF
C1
15 pF
MGR204
(1) Crystal oscillator type MU206S (32.768 kHz).
Fig.10 Application circuit for crystal oscillator.
VDD
handbook, full pagewidth
R4
4.7 kΩ
input D7 input D4
R3
25 kΩ
R1
33 kΩ
R2
20 kΩ
1
2
3
4
5
6
7
8
24
23
9
SAA1305T
12
18
20
11
10 21 19
22
R5
1 kΩ
16 17 14 15
13
Rosc
90 kΩ
Cosc
300 pF
MGR205
Fig.11 Application circuit for RC oscillator.
2004 Jan 15
19
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
ON/OFF LOGIC WITH MICROCONTROLLER IN POWER-DOWN STATE
14 V
handbook, full pagewidth
5V
CONTINUOUS
REGULATOR
5V
RES
21
ON/OFF
9
10
RP
23
WD
11
SAA1305T
24
D0 to D7
SDA
18
1 to 8
MICROCONTROLLER
CHI
SCL
20
MGR206
Fig.12 Block diagram with continuous microcontroller supply.
handbook, full pagewidth
14 V
RES
Dx
ON/OFF
RP
CHI
ON/OFF
RP
CHI
WD
WD
(1)
(1)
MGR207
a. First power-on.
b. Normal switch-on.
(1) Level not defined.
Fig.13 Timing diagrams with continuous microcontroller supply.
2004 Jan 15
20
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
Scenarios for ON/OFF logic with microcontroller in power-down state
5 V continuous
handbook, full pagewidth
SAA1305T
regulator
microcontroller
RES = LOW
RP = HIGH
220 ms (hardware specific)
RES = HIGH
ON/OFF = HIGH (A/D supply)
CHI = LOW
20 ms
RP = LOW
I2C-bus read status/old/new register
CHI = HIGH
I2C-bus write reset time/blink/LED status
I2C-bus write ENABLE-RESET
MGR208
Fig.14 Proper first connection on power supply.
SAA1305T
handbook, full pagewidth
Dx
microcontroller
main supply
RP = HIGH
ON/OFF = HIGH
1 ms
CHI = LOW
RP = LOW
I2C-bus read status/old/new register
CHI = HIGH
WD = LOW
POWER-ON
250 ms
WD = HIGH
250 ms
WD = LOW
MGR209
Fig.15 Switch-on after a valid input change.
2004 Jan 15
21
Philips Semiconductors
Product specification
On/off logic IC
handbook, full pagewidth
SAA1305T
SAA1305T
microcontroller
main supply
POWER-OFF
input D0 = LOW
TS = LOW
250 ms
ON/OFF = LOW
RP = HIGH
CHI = LOW
1 ms
ON/OFF = HIGH
RP = LOW
I2C-bus read status register
CHI = HIGH
TS = LOW
250 ms
ON/OFF = LOW
sequence runs untill signal input D0 = HIGH
RP = HIGH
CHI = LOW
1 ms
ON/OFF = HIGH
RP = LOW
MGR210
Fig.16 VL timer behaviour (voltage drops >250 ms).
handbook, full pagewidth
SAA1305T
microcontroller
main supply
POWER-OFF
input D0 = LOW
TS = LOW
t < 250 ms
input D0 = HIGH
ON/OFF = LOW
RP = HIGH
CHI = LOW
1 ms
ON/OFF = HIGH
RP = LOW
I2C-bus read status/old/new register
CHI = HIGH
WD = LOW
250 ms
WD = HIGH
POWER-ON
250 ms
WD = LOW
MGR211
Fig.17 VL timer behaviour (voltage drops <250 ms).
2004 Jan 15
22
Philips Semiconductors
Product specification
On/off logic IC
handbook, full pagewidth
SAA1305T
SAA1305T
microcontroller
main supply
I2C-bus write alarm timer
I2C-bus write ENABLE-RESET
programmable
time
POWER-OFF
ON/OFF = LOW (A/D supply is off)
RP = HIGH
ON/OFF = HIGH (A/D supply is on)
1 ms
CHI = LOW
RP = LOW
I2C-bus read status/old/new register
CHI = HIGH
Watchdog timer trigger sequence(1)
POWER-ON
MGR212
(1) See Fig.5.
Fig.18 Wake-up via alarm.
handbook, full pagewidth SAA1305T
input Dx
0 to 300 ms
0 to 300 ms
microcontroller
main supply
CHI = LOW
WD = HIGH (LOW)
WD = LOW (HIGH)
POWER-OFF
RP = HIGH
1 to 20 ms
RP = LOW
MGR213
Fig.19 Behaviour after missed I2C-bus read sequence.
2004 Jan 15
23
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
ON/OFF LOGIC WITH SWITCHED MICROCONTROLLER SUPPLY
14 V
handbook, full pagewidth
5V
CONTINUOUS
REGULATOR
5V
RES
21
9
ON/OFF
10
SAA1305T
23
RP
RESET
MICROCONTROLLER
CHI
24
1 to 8
5V
WD
11
D0 to D7
5V
REGULATOR
SDA
18
SCL
20
MGR214
Fig.20 Block diagram with switched microcontroller supply.
handbook, full pagewidth
14 V
RES
Dx
ON/OFF
ON/OFF
RP
RP
CHI
CHI
WD
WD
(1)
(1)
MGR215
a. First power-on.
b. Normal switch-on.
(1) Level not defined.
Fig.21 On/off description with switched microcontroller supply.
2004 Jan 15
24
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
Scenarios for ON/OFF logic with switched microcontroller supply
5 V continuous
handbook, full pagewidth
SAA1305T
regulator
5 V regulator
RES = LOW
microcontroller
RP = HIGH
200 ms
RES = HIGH
ON/OFF = HIGH
RESET = HIGH
6 ms
20 ms
CHI = LOW
RESET = LOW
RP = LOW
I2C-bus read status/old/new register
CHI = HIGH
I2C-bus write reset time/blink/LED status
I2C-bus write ENABLE-RESET
ON/OFF = LOW
RESET = HIGH
MGR216
Fig.22 Proper first connection on power supply.
handbook, full pagewidthSAA1305T
Dx
5 V regulator
microcontroller
RP = HIGH
ON/OFF = HIGH
RESET = HIGH
RESET = LOW
10 ms
6 ms
CHI = LOW
RP = LOW
I2C-bus read status/old/new register
CHI = HIGH
WD = LOW
250 ms
WD = HIGH
250 ms
WD = LOW
MGR217
Fig.23 Switch-on after a valid input change.
2004 Jan 15
25
Philips Semiconductors
Product specification
On/off logic IC
handbook, full pagewidth
SAA1305T
SAA1305T
5 V regulator
microcontroller
input D0 = LOW
25 ms
TS = LOW
250 ms
ON/OFF = LOW
RESET = HIGH
RP = HIGH
CHI = LOW
10 ms
ON/OFF = HIGH
RP = LOW
input D0 = HIGH(1)
I2C-bus read status/old/new register
CHI = HIGH
WD = LOW
250 ms
WD = HIGH
250 ms
WD = LOW
MGR218
(1) If input D0 = LOW, the microcontroller will restart the VL timer.
Fig.24 VL timer behaviour.
SAA1305T
handbook, full pagewidth
5 V regulator
microcontroller
wrong or missed Watchdog timer trigger signal
RP = HIGH
1 to 20 ms
RP = LOW
300 ms
CHI = LOW
wrong or missed Watchdog timer trigger signal
4 times
RP = HIGH
1 to 20 ms
RP = LOW
300 ms
wrong or missed Watchdog timer trigger signal
ON/OFF = LOW
MGR219
Fig.25 Wrong or missed Watchdog timer trigger.
2004 Jan 15
26
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
PACKAGE OUTLINE
SO24: plastic small outline package; 24 leads; body width 7.5 mm
SOT137-1
D
E
A
X
c
HE
y
v M A
Z
13
24
Q
A2
A
(A 3)
A1
pin 1 index
θ
Lp
L
1
12
e
detail X
w M
bp
0
5
10 mm
scale
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
UNIT
A
max.
A1
A2
A3
bp
c
D (1)
E (1)
e
HE
L
Lp
Q
v
w
y
mm
2.65
0.3
0.1
2.45
2.25
0.25
0.49
0.36
0.32
0.23
15.6
15.2
7.6
7.4
1.27
10.65
10.00
1.4
1.1
0.4
1.1
1.0
0.25
0.25
0.1
0.01
0.019 0.013
0.014 0.009
0.61
0.60
0.30
0.29
0.05
0.419
0.043
0.055
0.394
0.016
inches
0.1
0.012 0.096
0.004 0.089
0.043
0.039
0.01
0.01
Z
(1)
0.9
0.4
0.035
0.004
0.016
θ
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
REFERENCES
OUTLINE
VERSION
IEC
JEDEC
SOT137-1
075E05
MS-013
2004 Jan 15
JEITA
EUROPEAN
PROJECTION
ISSUE DATE
99-12-27
03-02-19
27
o
8
o
0
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
SOLDERING
Wave soldering
Introduction to soldering surface mount packages
Conventional single wave soldering is not recommended
for surface mount devices (SMDs) or printed-circuit boards
with a high component density, as solder bridging and
non-wetting can present major problems.
This text gives a very brief insight to a complex technology.
A more in-depth account of soldering ICs can be found in
our “Data Handbook IC26; Integrated Circuit Packages”
(document order number 9398 652 90011).
To overcome these problems the double-wave soldering
method was specifically developed.
There is no soldering method that is ideal for all surface
mount IC packages. Wave soldering can still be used for
certain surface mount ICs, but it is not suitable for fine pitch
SMDs. In these situations reflow soldering is
recommended.
If wave soldering is used the following conditions must be
observed for optimal results:
• Use a double-wave soldering method comprising a
turbulent wave with high upward pressure followed by a
smooth laminar wave.
Reflow soldering
• For packages with leads on two sides and a pitch (e):
Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
to the printed-circuit board by screen printing, stencilling or
pressure-syringe dispensing before package placement.
Driven by legislation and environmental forces the
worldwide use of lead-free solder pastes is increasing.
– larger than or equal to 1.27 mm, the footprint
longitudinal axis is preferred to be parallel to the
transport direction of the printed-circuit board;
– smaller than 1.27 mm, the footprint longitudinal axis
must be parallel to the transport direction of the
printed-circuit board.
Several methods exist for reflowing; for example,
convection or convection/infrared heating in a conveyor
type oven. Throughput times (preheating, soldering and
cooling) vary between 100 and 200 seconds depending
on heating method.
The footprint must incorporate solder thieves at the
downstream end.
• For packages with leads on four sides, the footprint must
be placed at a 45° angle to the transport direction of the
printed-circuit board. The footprint must incorporate
solder thieves downstream and at the side corners.
Typical reflow peak temperatures range from
215 to 270 °C depending on solder paste material. The
top-surface temperature of the packages should
preferably be kept:
During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.
• below 225 °C (SnPb process) or below 245 °C (Pb-free
process)
– for all BGA, HTSSON-T and SSOP-T packages
Typical dwell time of the leads in the wave ranges from
3 to 4 seconds at 250 °C or 265 °C, depending on solder
material applied, SnPb or Pb-free respectively.
– for packages with a thickness ≥ 2.5 mm
– for packages with a thickness < 2.5 mm and a
volume ≥ 350 mm3 so called thick/large packages.
A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.
• below 240 °C (SnPb process) or below 260 °C (Pb-free
process) for packages with a thickness < 2.5 mm and a
volume < 350 mm3 so called small/thin packages.
Manual soldering
Moisture sensitivity precautions, as indicated on packing,
must be respected at all times.
Fix the component by first soldering two
diagonally-opposite end leads. Use a low voltage (24 V or
less) soldering iron applied to the flat part of the lead.
Contact time must be limited to 10 seconds at up to
300 °C.
When using a dedicated tool, all other leads can be
soldered in one operation within 2 to 5 seconds between
270 and 320 °C.
2004 Jan 15
28
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
Suitability of surface mount IC packages for wave and reflow soldering methods
SOLDERING METHOD
PACKAGE(1)
WAVE
REFLOW(2)
BGA, HTSSON..T(3), LBGA, LFBGA, SQFP, SSOP..T(3), TFBGA,
USON, VFBGA
not suitable
suitable
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON,
HTQFP, HTSSOP, HVQFN, HVSON, SMS
not suitable(4)
suitable
PLCC(5), SO, SOJ
suitable
suitable
not
recommended(5)(6)
suitable
SSOP, TSSOP, VSO, VSSOP
not
recommended(7)
suitable
CWQCCN..L(8), PMFP(9), WQCCN..L(8)
not suitable
LQFP, QFP, TQFP
not suitable
Notes
1. For more detailed information on the BGA packages refer to the “(LF)BGA Application Note” (AN01026); order a copy
from your Philips Semiconductors sales office.
2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum
temperature (with respect to time) and body size of the package, there is a risk that internal or external package
cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the
Drypack information in the “Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods”.
3. These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account
be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature
exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature
must be kept as low as possible.
4. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder
cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side,
the solder might be deposited on the heatsink surface.
5. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction.
The package footprint must incorporate solder thieves downstream and at the side corners.
6. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not
suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
7. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than
0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
8. Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted
on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar
soldering process. The appropriate soldering profile can be provided on request.
9. Hot bar or manual soldering is suitable for PMFP packages.
2004 Jan 15
29
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
DATA SHEET STATUS
LEVEL
DATA SHEET
STATUS(1)
PRODUCT
STATUS(2)(3)
Development
DEFINITION
I
Objective data
II
Preliminary data Qualification
This data sheet contains data from the preliminary specification.
Supplementary data will be published at a later date. Philips
Semiconductors reserves the right to change the specification without
notice, in order to improve the design and supply the best possible
product.
III
Product data
This data sheet contains data from the product specification. Philips
Semiconductors reserves the right to make changes at any time in order
to improve the design, manufacturing and supply. Relevant changes will
be communicated via a Customer Product/Process Change Notification
(CPCN).
Production
This data sheet contains data from the objective specification for product
development. Philips Semiconductors reserves the right to change the
specification in any manner without notice.
Notes
1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was
published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.
DEFINITIONS
DISCLAIMERS
Short-form specification  The data in a short-form
specification is extracted from a full data sheet with the
same type number and title. For detailed information see
the relevant data sheet or data handbook.
Life support applications  These products are not
designed for use in life support appliances, devices, or
systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips
Semiconductors customers using or selling these products
for use in such applications do so at their own risk and
agree to fully indemnify Philips Semiconductors for any
damages resulting from such application.
Limiting values definition  Limiting values given are in
accordance with the Absolute Maximum Rating System
(IEC 60134). Stress above one or more of the limiting
values may cause permanent damage to the device.
These are stress ratings only and operation of the device
at these or at any other conditions above those given in the
Characteristics sections of the specification is not implied.
Exposure to limiting values for extended periods may
affect device reliability.
Right to make changes  Philips Semiconductors
reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design
and/or performance. When the product is in full production
(status ‘Production’), relevant changes will be
communicated via a Customer Product/Process Change
Notification (CPCN). Philips Semiconductors assumes no
responsibility or liability for the use of any of these
products, conveys no licence or title under any patent,
copyright, or mask work right to these products, and
makes no representations or warranties that these
products are free from patent, copyright, or mask work
right infringement, unless otherwise specified.
Application information  Applications that are
described herein for any of these products are for
illustrative purposes only. Philips Semiconductors make
no representation or warranty that such applications will be
suitable for the specified use without further testing or
modification.
2004 Jan 15
30
Philips Semiconductors
Product specification
On/off logic IC
SAA1305T
PURCHASE OF PHILIPS I2C COMPONENTS
Purchase of Philips I2C components conveys a license under the Philips’ I2C patent to use the
components in the I2C system provided the system conforms to the I2C specification defined by
Philips. This specification can be ordered using the code 9398 393 40011.
2004 Jan 15
31
Philips Semiconductors – a worldwide company
Contact information
For additional information please visit http://www.semiconductors.philips.com.
Fax: +31 40 27 24825
For sales offices addresses send e-mail to: [email protected]
SCA76
© Koninklijke Philips Electronics N.V. 2004
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed
without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license
under patent- or other industrial or intellectual property rights.
Printed in The Netherlands
R32/02/pp32
Date of release: 2004
Jan 15
Document order number:
9397 750 12586
Similar pages