Data Sheet

PCF21219
LCD driver for character displays
Rev. 1 — 14 January 2014
Product data sheet
1. General description
The PCF21219 is a low power CMOS1 LCD controller and driver, designed to drive a dot
matrix LCD display of 2-lines by 16 characters or 1-line by 32 characters with 5  8 dot
format. All necessary functions for the display are provided in a single chip, including
on-chip generation of LCD bias voltages, resulting in a minimum of external components
and lower system current consumption. The PCF21219 interfaces to most
microcontrollers via a 4-bit or 8-bit bus or via the 2-wire I2C-bus. The chip contains a
character generator and displays alphanumeric and kana (Japanese) characters.
The last letter in the type name, for example PCF21219DUGR, characterizes the built-in
character set. Various character sets can be manufactured on request. In addition 16 user
defined symbols (5  8 dot format) are available.
For a selection of NXP LCD character drivers, see Table 50 on page 73.
2. Features and benefits
 Single-chip LCD controller and driver
 2-line display of up to 16 characters plus 160 icons or 1-line display of up to
32 characters plus 160 icons
 5  7 character format plus cursor; 5  8 for kana (Japanese) and user defined
symbols
 Reduced current consumption while displaying icons only
 On-chip:
 Configurable 4, 3, or 2 times voltage multiplier generating LCD supply voltage,
independent of VDD, programmable by instruction (external supply also possible)
 Temperature compensation of on-chip generated VLCDOUT: 0.16 %/K to
0.24 %/K (programmable by instruction)
 Generation of intermediate LCD bias voltages
 Oscillator requires no external components (external clock also possible)
 Display Data RAM (DDRAM): 80 characters
 Character Generator ROM (CGROM): 240 characters (5  8)
 Character Generator RAM (CGRAM): 16 characters (5  8); 4 characters used to drive
160 icons
 4-bit or 8-bit parallel bus and 2-wire I2C-bus interface
 Pin compatible with PCF2119
 Manufactured in silicon gate CMOS process
 18 row and 80 column outputs
1.
The definition of the abbreviations and acronyms used in this data sheet can be found in Section 21.
PCF21219
NXP Semiconductors
LCD driver for character displays
 Multiplex rates 1:18 (2-line display or 1-line display), 1:9 (for 1-line display of up to
16 characters and 80 icons) and 1:2 (for icon only mode)
 Uses common 11 code instruction set (extended)
 Logic supply voltage: VDD1  VSS1 = 2.5 V to 5.5 V (chip may be driven with two
battery cells)
 LCD supply voltage: VLCDOUT  VSS2 = 2.5 V to 6.5 V
 VLCD generator supply voltage: VDD2  VSS2 = 2.5 V to 4 V and
VDD3  VSS2 = 2.5 V to 4 V
 Direct mode to save current consumption for icon mode and multiplex drive mode 1:9
(depending on VDD2 value and LCD liquid properties)
 Very low current consumption
 Icon mode is used to save current. When only icons are displayed, a much lower LCD
operating voltage can be used and the switching frequency of the LCD outputs is
reduced; in most applications it is possible to use VDD as LCD supply voltage
3. Applications
 Telecom equipment
 Portable instruments
 Point-of-sale terminals
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
2 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
4. Ordering information
Table 1.
Ordering information
Type number
Package
PCF21219DUGR
Name
Description
Version
bare die
168 bumps
PCF21219DUG
4.1 Ordering options
Table 2.
Ordering options
Product type number Sales item (12NC)
Orderable part
number
IC
revision
Delivery form
PCF21219DUGR/DA
PCF21219DUGR/DAZ
2
chips in tray; character set R
935303462033
5. Marking
Table 3.
PCF21219
Product data sheet
Marking codes
Product type number
Marking code
PCF21219DUGR/DA
PC21219-2
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
3 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
6. Block diagram
&WR&
5'83
5WR5
9/&',1
&2/801'5,9(56
%,$6
92/7$*(
*(1(5$725
52:'5,9(56
'$7$/$7&+(6
9/&'287
9/&'6(16(
6+,)75(*,67(5%,7
9/&'
*(1(5$725
6+,)75(*,67(5î%,7
26&,//$725
26&
&85625$1''$7$&21752/
9''
9''
&+$5$&7(5
*(1(5$725
5$0î
&*5$0
&+$5$&7(56
9''
966
&+$5$&7(5
*(1(5$725
520
&*520
&+$5$&7(56
7,0,1*
*(1(5$725
966
7
',63/$<'$7$5$0
''5$0
&+$5$&7(56%<7(6
7
7
3'
',63/$<
$''5(66
&2817(5
$''5(66&2817(5
$&
,16758&7,21
'(&2'(5
'$7$
5(*,67(5
'5
,16758&7,21
5(*,67(5
%86<
)/$*
325
'%6$
,2%8))(5
'%WR'%
Fig 1.
3&)
'%WR'%
(
5:
56
6&/
6'$
DDD
Block diagram of PCF21219
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
4 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
7. Pinning information
7.1 Pinning
GXPP\966
5
5
5
&
&
5'83
&
&
5
5
5
GXPP\966
9/&',1
9/&'287
9/&'6(16(
966
966
7
7
(
9''
\
9''
[
9''
26&
'%
'%
'%
3&)
'%
'%6$
'%
'%
'%
56
5:
6'$
3'
325
7
6&/
DDD
Viewed from active side. For mechanical details, see Figure 42.
Fig 2.
PCF21219
Product data sheet
Pinning diagram of PCF21219
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
5 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
7.2 Pin description
Table 4.
Pin description
Input or input/output pins must always be at a defined level (VSS or VDD) unless otherwise specified.
Symbol
Pin
VDD1
1 to 6
Description
supply voltage 1 (logic)
VDD2
7 to 14
[1]
VDD3
15 to 18
[1]
supply voltage 3 (for high voltage generator)
19
[2]
data bus clock input
E
supply voltage 2 (for high voltage generator)
•
•
T1 and T2
20 and 21
•
22 to 29
VSS2
30 to 35
[3]
VLCDSENSE
36
Product data sheet
for high voltage generator
input for voltage multiplier regulation circuitry and for the bias
level generation
37 to 43
•
if VLCD is generated internally then this pin must be
connected to VLCDOUT and VLCDIN
•
if VLCD is generated externally then this pin must be
connected to VLCDIN only
VLCD output
44 to 49
•
if VLCD is generated internally then this pin must be
connected to VLCDIN and to VLCDSENSE
•
if VLCD is generated externally then this pin must be left
open-circuit
input for LCD bias level generator
•
if VLCD is generated internally then this pin must be
connected to VLCDOUT and to VLCDSENSE
•
if VLCD is generated externally then this pin must be
connected to VLCDSENSE and to the external VLCD power
supply
dummy
50
-
R8 to R1,
R17,
R17DUP,
R18,
R9 to R16
51 to 58,
59,
100
141,
142 to 149
LCD row driver output
C80 to C41,
60 to 99,
LCD column driver output
C40 to C1
101 to 140
dummy
150
•
•
R17 has two pins: R17 and R17DUP
R17 and R18 drive the icons
-
SCL
151 and 152
T3
153
[4]
I2C-bus serial clock input
test pin
•
•
PCF21219
for all circuits, except of high voltage generator
ground supply voltage 2
•
VLCDIN
must be connected to VSS1
ground supply voltage 1
•
VLCDOUT
data is clocked in or out of the chip on the negative edge
of the clock
test pins
[3]
VSS1
set HIGH to signal the start of a read or write operation
open-circuit
not user accessible
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
6 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 4.
Pin description …continued
Input or input/output pins must always be at a defined level (VSS or VDD) unless otherwise specified.
Symbol
Pin
Description
POR
154
external Power-On Reset (POR) input
PD
155
power-down mode select
•
SDA
156 and 157
R/W
158
[4]
RS
159
DB0 to DB2,
DB3/SA0,
DB4 to DB7
160 to 162,
163,
164 to 167
168
[5][6]
pin R/W = LOW selects the write operation
this pin has an internal pull-up resistor
this pin has an internal pull-up resistor
8 bit bidirectional data bus (bit 0 to bit 7)
•
the 8-bit bidirectional data bus (3-state) transfers data
between the microcontroller and the PCF21219
•
pin DB7 may be used as the busy flag, signalling that
internal operations are not yet completed
•
4-bit operations the 4 higher order lines DB7 to DB4 are
used, DB3 to DB0 must be left open-circuit
•
data bus line DB3 has an alternative function (SA0) as the
I2C-bus address pin
•
each data line has its own internal pull-up resistor
oscillator or external clock input
•
Product data sheet
pin R/W = HIGH selects the read operation
register select pin
•
PCF21219
serial data input/output
read/write input
•
•
•
OSC
for normal operation, pin PD must be LOW
I2C-bus
when the on-chip oscillator is used this pin must be
connected to VDD1
[1]
Always put VDD2 = VDD3.
[2]
When the I2C-bus is used, the parallel interface pin E must be LOW.
[3]
The substrate (rear side of the die) is at VSS potential and must not be connected.
[4]
When the parallel bus is used, the pins SCL and SDA must be connected to VSS1 or VDD1; they must not be
left open-circuit.
[5]
In the I2C-bus read mode, ports DB7 to DB4 and DB2 to DB0 should be connected to VDD1 or left
open-circuit.
[6]
When the 4-bit interface is used without reading out from the PCF21219 (bit R/W is set permanently to
logic 0), the unused ports DB4 to DB0 can either be set to VSS1 or VDD1 instead of leaving them
open-circuit.
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
7 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
8. Functional description
8.1 Oscillator and timing generator
The internal logic and the LCD drive signals of the PCF21219 are timed by the frequency
fclk which equals either the built in oscillator frequency fosc or an external clock frequency
fosc(ext).
8.1.1 Timing generator
The timing generator produces the various signals required to drive the internal circuitry.
Internal chip operation is not disturbed by operations on the data buses.
8.1.2 Internal clock
To use the on-chip oscillator, pin OSC must be connected to VDD1. The on-chip oscillator
provides the clock signal for the display system. No external components are required.
8.1.3 External clock
If an external clock will be used, the input is at pin OSC. The resulting display frame
frequency is given by:
f clk
f fr = -----------3072
(1)
Remark: Only in the power-down mode the clock is allowed to be stopped (pin OSC
connected to VSS), otherwise the LCD is frozen in a DC state, which is not suitable for the
liquid crystals.
8.2 Reset function and Power-On Reset (POR)
The PCF21219 must be reset externally when power is turned on. If no external reset is
performed, the chip might start-up in an unwanted state.
For the external reset, pin POR has to be active HIGH. The reset has to be active for at
least 3 oscillator periods in order for the reset to be executed. If the internal oscillator is
used, the minimum reset activity time follows from the lowest possible oscillator frequency
(fosc = 461 kHz, tosc ~ 2.17 s, 3  tosc ~ 6.51 s). The internal oscillator start-up time is
200 s (typ) up to 300 s (max) after power-on. In case that an external oscillator is used,
tosc is dependent from fosc(ext).
Afterwards the chip executes the Clear_display instruction, which requires 165 oscillator
cycles. After the reset the chip has the state shown in Table 5 and is then ready for use.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
8 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 5.
State after reset
Step
Function
Control bit and
register state
Description
Reference
1
2
Clear_display
-
-
Table 17
Entry_mode_set
bit I_D = 1
incremental cursor move direction
Table 19
bit S = 0
no display shift
display off
3
Display_ctl
bit D = 0
bit C = 0
cursor off
4
Function_set
bit DL = 1
8-bit interface
bit M = 0
1-line display
bit SL = 0
1:18 multiplex drive mode
Table 20
Table 13
bit H = 0
normal instruction set
5
default address pointer to DDRAM[1]
-
-
Table 23
6
Icon_ctl
bit IM = 0
character mode, full display
Table 26
7
Screen_conf
bit L = 0
default configuration
Table 24
Disp_conf
bit P = 0;
bit Q = 0
default configurations
Table 25
8
Temp_ctl
bit TC1 = 0;
bit TC2 = 0
default temperature coefficient
Table 28
9
VLCD_set
register VA = 0;
register VB = 0
VLCD generator off
Table 32
10
I2C-bus interface reset
-
-
-
11
HV_gen
bit S1 = 1;
bit S0 = 0
VLCD generator set to 3 internal stages
(4 voltage multipliers)
Table 30
[1]
The Busy Flag (BF) indicates the busy state (bit BF = 1) until initialization ends. The busy state lasts 2 ms. The chip may also be
initialized by software (see Table 44 and Table 45).
8.3 Power-down mode
The chip can be put into power-down mode by applying a HIGH-level to pin PD. In
power-down mode all static currents are switched off (no internal oscillator, no bias level
generation and all LCD outputs are internally connected to VSS).
During power-down, information in the RAM and the chip state are preserved. Instruction
execution during power-down is possible when pin OSC is externally clocked.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
9 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
8.4 LCD supply voltage generator
The LCD supply voltage may be generated on-chip. The VLCD generator is controlled by
two internal 6-bit registers: VA and VB. Register VA is programmed with the voltage for
character mode and register VB with the voltage for icon mode.
The nominal LCD operating voltage at room temperature is given by Equation 2:
V LCD  nom  = V x  0.08 + 1.82
(2)
Where Vx is the integer value of the register VA or VB.
VLCD is sometimes referred as the LCD operating voltage (Voper).
8.4.1 Programming ranges
Possible values for VA and VB are between 0 to 63.
Table 6.
Values of VA and VB and the corresponding VLCD values
All values at Tref = 27 C; allowed values are highlighted.
Integer values
of VA and VB
Corresponding
value of VLCD in V
Integer values
of VA and VB
Corresponding
value of VLCD in V
Integer values
of VA and VB
Corresponding
value of VLCD in V
0
VLCD switched off
22
3.58
44
5.34
1
1.90
23
3.66
45
5.42
2
1.98
24
3.74
46
5.50
3
2.06
25
3.82
47
5.58
4
2.14
26
3.90
48
5.66
5
2.22
27
3.98
49
5.74
6
2.30
28
4.06
50
5.82
7
2.38
29
4.14
51
5.90
8
2.46
30
4.22
52
5.98
9
2.54
31
4.30
53
6.06
10
2.62
32
4.38
54
6.14
11
2.70
33
4.46
55
6.22
12
2.78
34
4.54
56
6.30
13
2.86
35
4.62
57
6.38
14
2.94
36
4.70
58
6.46
15
3.02
37
4.78
59
6.54
16
3.10
38
4.86
60
6.62
17
3.18
39
4.94
61
6.70
18
3.26
40
5.02
62
6.78
19
3.34
41
5.10
63
6.86
20
3.42
42
5.18
21
3.50
43
5.26
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
10 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Remarks:
• Values producing more than 6.5 V at operating temperature are not allowed.
Operation above this voltage may damage the device. When programming the
operating voltage, the temperature coefficient of VLCDOUT must be taken into account.
• Values below 2.5 V are below the specified operating range of the chip and are
therefore not allowed.
When the LCD supply voltage is generated on-chip, the VLCD pins should be decoupled to
VSS with a suitable capacitor. The generated VLCDOUT is independent of VDD and is
temperature compensated.
In Equation 2 the internal charge pump is not considered. However, if the supplied voltage
to VDD2 and VDD3 is below the required VLCD, it is necessary to use the internal charge
pump. The multiplication factor indicates the number of stages used to increase the
voltage. At multiplication factor 2 one, at multiplication factor 3 two and at multiplication
factor 4, three stages are used. A multiplication factor of for example, 4 does not mean
that a voltage of 4  VDD2,3 is generated in the internal high-voltage generator. The charge
pump is part of a control loop. This means that the control loop aims to regulate VLCD at
the programmed value.
The ITO track resistance limit the speed by which the capacitors can be charged. The
multiplication factor exceeds the required VLCD under all circumstances (that is, at low
temperatures and along with the temperature compensation, see Section 10.2.2.4). If still
a higher multiplication factor is chosen, VLCD will remain as set by Equation 2 but the
ripple will increase. The increase in ripple can be counteracted by increasing the external
decoupling capacitor at VLCD. A higher multiplication factor will also result in a higher
current consumption (see Section 16.6). However the current that can be delivered will be
higher, for example, for larger display area.
When the VLCD generator and the direct mode are switched off, an external voltage may
be supplied at connected pins VLCDIN and VLCDOUT. VLCDIN and VLCDOUT may be higher or
lower than VDD2.
In direct mode (see Icon_ctl instruction, Section 10.2.3.3) the internal VLCD generator is
turned off and the VLCDOUT output voltage is directly connected to VDD2. This reduces the
current consumption depending on VDD2 value and LCD liquid properties.
The VLCD generator ensures that, as long as VDD2 and VDD3 are in the valid range (2.5 V
to 4 V), the required peak voltage VLCD = 6.5 V can be generated at any time.
8.5 LCD bias voltage generator
The intermediate bias voltages for the LCD display are also generated on-chip. This
removes the need for an external resistive bias chain and significantly reduces the system
current consumption. The optimum value of VLCD depends on the multiplex rate, the LCD
threshold voltage (Vth) and the number of bias levels. Using a 5-level bias scheme for the
1:18 multiplex rate allows VLCD < 5 V for most LCD liquids.
The intermediate bias levels for the different multiplex rates are shown in Table 7. These
bias levels are automatically set to the given values when switching to the corresponding
multiplex rate.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
11 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 7.
Bias levels as a function of multiplex rate
Multiplex
rate
Number of
bias levels
Bias voltages
V1
V2
V3
V4
V5
V6
1:18
5
VLCD
3
---  V LCD – V SS 
4
1
---  V LCD – V SS 
2
1
---  V LCD – V SS 
2
1
---  V LCD – V SS 
4
VSS
1:9
5
VLCD
3
---  V LCD – V SS 
4
1
---  V LCD – V SS 
2
1
---  V LCD – V SS 
2
1
---  V LCD – V SS 
4
VSS
1:2
4
VLCD
2
---  V LCD – V SS 
3
2
---  V LCD – V SS 
3
1
---  V LCD – V SS 
3
1
---  V LCD – V SS 
3
VSS
The RMS on-state voltage (Von(RMS)) for the LCD is calculated with Equation 3 and the
RMS off-state voltage (Voff(RMS)) with Equation 4:
V on  RMS  =
V LCD
a 2 + 2a + n
-----------------------------2
n  1 + a
(3)
V off  RMS  =
V LCD
a 2 – 2a + n
-----------------------------2
n  1 + a
(4)
where the values of a are
a = 2 for 1⁄4 bias
a = 3 for 1⁄5 bias
and the values for n are
n = 2 for 1:2 multiplex rate
n = 9 for 1:9 multiplex rate
n = 18 for 1:18 multiplex rate.
Discrimination (D) is the ratio of Von(RMS) to Voff(RMS) and is determined from Equation 5.
Discrimination is a term which is defined as the ratio of the on and off RMS voltage across
a segment. It can be thought of as a measurement of contrast.
V on  RMS 
D = ----------------------- =
V off  RMS 
2
a + 1 + n – 1
-------------------------------------------2
a – 1 + n – 1
(5)
8.5.1 Electro-optical performance
Suitable values for Von(RMS) and Voff(RMS) are dependant on the LCD liquid used. The
RMS voltage, at which a pixel will be switched on or off, determine the transmissibility of
the pixel.
For any given liquid, there are two threshold values defined. One point is at 10 % relative
transmission (at Vlow) and the other at 90 % relative transmission (at Vhigh), see Figure 3.
For a good contrast performance, the following rules should be followed:
V on  RMS   V high
PCF21219
Product data sheet
(6)
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
12 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
V off  RMS   V low
(7)
Von(RMS) and Voff(RMS) are properties of the display driver and are affected by the selection
of a, n (see Equation 3 to Equation 5) and the VLCD voltage.
Vlow and Vhigh are properties of the LCD liquid and can be provided by the module
manufacturer.
It is important to match the module properties to those of the driver in order to achieve
optimum performance.
5HODWLYH7UDQVPLVVLRQ
9ORZ
2))
6(*0(17
9KLJK
*5(<
6(*0(17
9506>9@
21
6(*0(17
DDP
Fig 3.
Electro-optical characteristic: relative transmission curve of the liquid
8.6 LCD row and column drivers
The PCF21219 contains 18 row and 80 column drivers, which drive the appropriate LCD
bias voltages in sequence to the display in accordance with the data to be displayed. R17
and R18 drive the icon rows. Unused outputs should be left open.
The bias voltages and the timing are selected automatically when the number of lines in
the display is selected. Figure 4 to Figure 6 show typical waveforms.
The waveforms used to drive LC displays inherently produce a DC voltage across the
display cell. The PCF21219 compensates for the DC voltage by inverting the waveforms
on alternate frames (called frame inversion mode or driving scheme A).
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
13 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
IUDPHQ
9/&'
9
52: 99
9
966
IUDPHQ
VWDWHRQ
VWDWHRII
5
5
5
9/&'
9
52: 99
9
966
52:
5
5
5
5
9/&'
9
99
9
966
52:
9/&'
9
99
9
966
52:
9/&'
9
99
9
966
5
5
5
5
5
9/&'
9
52: 99
9
966
&2/
9/&'
9
99
9
966
&2/
9/&'
9
99
9
966
& & & & &
9/&'
VWDWH
9/&'
9/&'
9/&'
9/&'
9/&'
9/&'
VWDWH
9/&'
9/&'
9/&'
9/&'
9/&'
DDD
state(n) marks intersection(row(x),col(n)) of pixel(x,n)
Vstate(n)(t) = VCOL(n)(t)  VROW(x)(t).
Vstate1(t) = VCOL1(t)  VROW1(t).
Vstate2(t) = VCOL2(t)  VROW1(t).
Fig 4.
Waveforms for the 1:18 multiplex drive mode with 5 bias levels; character mode
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
14 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
IUDPHQ
IUDPHQ
VWDWHRII
9/&'
9
52: 99
9
966
VWDWHRQ
5
5
5
9/&'
9
99
9
966
5
5
52:
9/&'
9
99
9
966
52:
9/&'
9
99
9
966
52:
52:
9/&'
9
99
9
966
&2/
9/&'
9
99
9
966
&2/
9/&'
9
99
9
966
5
5
5
5
& & & & &
9/&'
VWDWH
9/&'
9/&'
9/&'
9/&'
9/&'
9/&'
VWDWH
9/&'
9/&'
9/&'
9/&'
9/&'
DDD
state(n) marks intersection(row(x),col(n)) of pixel(x,n)
Vstate(n)(t) = VCOL(n)(t)  VROW(x)(t).
Vstate1(t) = VCOL1(t)  VROW1(t).
Vstate2(t) = VCOL2(t)  VROW1(t).
Fig 5.
Waveforms for the 1:9 multiplex drive mode with 5 bias levels; character mode, R9 to R16 and R18 open
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
15 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
IUDPHQ
52:
9/&'
966
52:
9/&'
966
52:WR
9/&'
966
&2/212))
9/&'
966
&2/212))
9/&'
966
&2/212))
9/&'
966
&2/212))
9/&'
966
IUDPHQ
RQO\LFRQVDUH
GULYHQ08;
VWDWH21
VWDWH2))
VWDWH
9/&'
9/&'
9/&'
9/&'
9/&'
9/&'
VWDWH2))
VWDWH
9/&'
9/&'
9/&'
9/&'
9/&'
9/&'
VWDWH
9/&'
9/&'
9/&'
9/&'
9/&'
9/&'
&2/
&2/
DDD
state(n) marks intersection(row(x),col(n)) of pixel(x,n)
Vstate(n)(t) = VCOL(n)(t)  VROW(x)(t).
Vstate1(t) = VCOL1(t)  VROW17(t).
Vstate2(t) = VCOL2(t)  VROW17(t).
Vstate3(t) = VCOL3(t)  VROW1 to 16(t).
Fig 6.
Waveforms for the 1:2 multiplex drive mode with 4 bias levels; icon mode
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
16 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
9. Display data RAM and ROM
9.1 DDRAM
The Display Data RAM (DDRAM) stores up to 80 characters of display data represented
by 8-bit character codes. RAM locations which are not used for storing display data can
be used as general purpose RAM.
The basic RAM to display addressing scheme is shown in Figure 7, Figure 8 and Figure 9.
With no display shift the characters represented by the codes in the first 32 RAM locations
starting at address 00h are displayed in line 1.
GLVSOD\
SRVLWLRQ
''5$0
DGGUHVV
QRQGLVSOD\HG''5$0DGGUHVVHV
' ( ) & ' ( )
OLQHGLVSOD\
QRQGLVSOD\HG''5$0DGGUHVV
''5$0
DGGUHVV
' ( ) ' ( ) OLQH
OLQH
OLQHGLVSOD\08;PRGH
PJN
All addresses are shown in hex.
Fig 7.
DDRAM to display mapping: no shift
''5$0
DGGUHVV
& ' (
& ' (
OLQHGLVSOD\08;PRGH
OLQH
OLQH
PJO
All addresses are shown in hex.
Fig 8.
PCF21219
Product data sheet
DDRAM to display mapping: right shift
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
17 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
GLVSOD\
SRVLWLRQ
''5$0
DGGUHVV
( ) OLQHGLVSOD\
''5$0
DGGUHVV
( ) ( ) OLQHGLVSOD\08;PRGH
OLQH
OLQH
PJN
All addresses are shown in hex.
Fig 9.
DDRAM to display mapping: left shift
When data is written to or read from the DDRAM, wrap-around occurs from the end of one
line to the start of the next line. When the display is shifted each line wraps around within
itself, independently of the others. Thus all lines are shifted and wrapped around together.
The address ranges and wrap-around operations for the various modes are shown in
Table 8.
Table 8.
Address space and wrap-around operation
Mode
1  32
2  16
1  16
Address space
00h to 4Fh
00h to 27h;
40h to 67h
00h to 27h
Read/write wrap-around
(moves to next line)
4Fh to 00h
27h to 40h;
67h to 00h
27h to 00h
Display shift wrap-around
(stays within line)
4Fh to 00h
27h to 00h;
67h to 40h
27h to 00h
9.2 CGROM
The Character Generator ROM (CGROM) contains 240 character patterns in a 5  8 dot
format from 8-bit character codes.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
18 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
ORZHU
ELWV
XSSHU
ELWV [[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
[[[[
PJO
The first column (0000) is the CGRAM, the other 15 columns (0001 to 1111) are the CGROM.
Fig 10. Character set ‘R’ in CGROM
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
19 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
9.3 CGRAM
Up to 16 user defined characters may be stored in the Character Generator RAM
(CGRAM).
The CGROM and CGRAM use a common address space, of which the first column is
reserved for the CGRAM (see Figure 10). An example of a user defined character is given
in Section 16.14 on page 63.
Figure 11 shows the addressing principle for the CGRAM.
FKDUDFWHUFRGHV
''5$0GDWD
KLJKHU
RUGHU
ELWV
&*5$0
DGGUHVV
ORZHU
RUGHU
ELWV
KLJKHU
RUGHU
ELWV
ORZHU
RUGHU
ELWV
FKDUDFWHUSDWWHUQV
&*5$0GDWD
KLJKHU
RUGHU
ELWV
FKDUDFWHUFRGH
&*5$0GDWD
ORZHU
RUGHU
ELWV
FKDUDFWHU
SDWWHUQ
H[DPSOH
FXUVRU
SRVLWLRQ
FKDUDFWHU
SDWWHUQ
H[DPSOH
FRD
(1) Character code bit 0 to bit 3 correspond to CGRAM address bit 3 to bit 6.
(2) CGRAM address bit 0 to bit 2 designate the character pattern line position. The 8th line is the cursor position and display is
performed by logical OR with the cursor. Data in the 8th line will appear in the cursor position. Lines are numbered from 0 to 7.
(3) Character pattern column positions correspond to CGRAM data bit 0 to bit 4, as shown in Figure 10.
(4) As shown in Figure 10, CGRAM character patterns are selected when character code bit 4 to bit 7 are all logic 0. CGRAM data
= logic 1 corresponds to selection for display.
(5) Only bit 0 to bit 5 of the CGRAM address are set by the Set_CGRAM command. Bit 6 can be set using the Set_DDRAM
command in the valid address range or by using the auto-increment feature during CGRAM write. All bits from bit 0 to bit 6 can
be read using the BF_AC instruction.
Fig 11. Relationship between CGRAM addresses, data and display patterns
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
20 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
9.4 Cursor control circuit
The cursor control circuit generates the cursor underline as shown in Figure 12 at the
DDRAM address contained in the address counter.
FXUVRU
îGRWFKDUDFWHUIRQW
FXUVRUGLVSOD\H[DPSOH
DDD
Fig 12. Cursor display example
LFRQ
URZ
LFRQ
URZ
URZ
URZ
URZ
URZ
URZ
URZ
URZ
FXUVRU
DDD
Fig 13. Example of displays with icons
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
21 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
10. Registers
The PCF21219 has two 8-bit registers, an instruction register and a data register. Only
these two registers can be directly controlled by the microcontroller. Before an internal
operation, the control information is stored temporarily in these registers, to allow
interfacing to various types of microcontrollers which operate at different speeds or to
allow interface to peripheral control ICs.
The instruction set for the parallel interface is shown in Table 12 together with their
execution time. Details about the parallel interface can be found in Section 11.1.
Examples of operations on a 4-bit bus are given in Table 39, on a 8-bit bus in Table 40,
Table 41 and Table 42.
When using the I2C-bus, the instruction has to be commenced with a control byte as
shown in Table 9. Details about the I2C-bus interface can be found in Section 11.2. An
example of operations on the I2C-bus is given in Table 43.
Instruction set for I2C-bus commands
Table 9.
Control byte
CO
[1]
RS
0
0
0
0
0
0
Command byte
I2C-bus
command
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
[1]
R/W is set together with the slave address (see Table 33).
Table 10.
Control byte bit description
Bit
Symbol
Value
Description
7
CO
0
last control byte
1
another control byte follows after data/command
6
RS
0
instruction register selected
1
data register selected
0
default logic 0
5 to 0
-
Instructions are of 4 types, those that:
1. Designate PCF21219 functions like display format, data length, etc.
2. Set internal RAM addresses
3. Perform data transfer with internal RAM
4. Others, like read ‘busy flag’ and read ‘address counter’
In normal use, type 3 instructions are used most frequently. However, automatic
incrementing by 1 (or decrementing by 1) of internal RAM addresses after each data write
lessens the microcontroller program load. The display shift in particular can be performed
concurrently with display data write, enabling the designer to develop systems in minimum
time with maximum programming efficiency.
During internal operation, no instructions other than the BF_AC instruction will be
executed. Because the busy flag is set to logic 1 while an instruction is being executed,
check to ensure it is logic 0 before sending the next instruction or wait for the maximum
instruction execution time, as given in Table 12. An instruction sent while the busy flag is
logic 1 will not be executed.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
22 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
The RS bit determines which register will be accessed and the R/W bit indicates if it is a
read or a write operation (see Table 11).
Table 11.
Symbol
Register access selection
Value
Description
RS
register select
0
instruction register[1]
1
data register[2]
R/W
read/write
0
write operation
1
read operation
[1]
There is only write access to the instruction register, but read access to the busy flag (BF) and the address
counter (AC) of the BF_AC instruction (see Section 10.2.1.2).
[2]
Write and read access.
Details of the instructions are explained in subsequent sections.
10.1 Data register
The data register temporarily stores data to be read from the DDRAM and CGRAM. Prior
to being read by the Read_data instruction, data from the DDRAM or CGRAM,
corresponding to the address in the instruction register, is written to the data register.
10.2 Instruction register
The instruction register stores instruction codes such as Clear_display, Curs_disp_shift,
and address information for the Display Data RAM (DDRAM) and Character Generator
RAM (CGRAM). The instruction register can be written to but not read from by the system
controller.
The instruction register is sectioned into basic, standard and extended instructions. Bit
H = 1 of the Function_set instruction (see Section 10.2.1.1) sets the chip into extended
instruction set mode.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
23 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 12.
Instruction register overview
Bits[1]
Instruction
RS
R/W
7
6
5
4
3
2
1
0
Required
clock
cycles[2]
Reference
Basic instructions (bit H = 0 or 1)
[3]
0
0
0
0
0
0
0
0
0
0
3
-
Function_set
0
0
0
0
1
DL
0
M
SL
H
3
Section 10.2.1.1
BF_AC
0
1
BF
AC
0
Section 10.2.1.2
Read_data
1
1
READ_DATA
3
Section 10.2.1.3
Write_data
1
0
WRITE_DATA
3
Section 10.2.1.4
NOP
Standard instructions (bit H = 0)
Clear_display
0
0
0
0
0
0
0
0
0
1
165
Section 10.2.2.1
Return_home
0
0
0
0
0
0
0
0
1
0
3
Section 10.2.2.2
Entry_mode_set
0
0
0
0
0
0
0
1
I_D
S
3
Section 10.2.2.3
Display_ctl
0
0
0
0
0
0
1
D
C
0
3
Section 10.2.2.4
Curs_disp_shift
0
0
0
0
0
1
SC
RL
0
0
3
Section 10.2.2.5
Set_CGRAM
0
0
0
1
ACG
3
Section 10.2.2.6
Set_DDRAM
0
0
1
ADD
3
Section 10.2.2.7
Extended instructions (bit H = 1)
[4]
0
0
0
0
0
0
0
0
0
1
-
-
Screen_conf
0
0
0
0
0
0
0
0
1
L
3
Section 10.2.3.1
Disp_conf
0
0
0
0
0
0
0
1
P
Q
3
Section 10.2.3.2
Icon_ctl
0
0
0
0
0
0
1
IM
0
DM
3
Section 10.2.3.3
Reserved
Temp_ctl
0
0
0
0
0
1
0
0
TC1
TC2
3
Section 10.2.3.4
HV_gen
0
0
0
1
0
0
0
0
S1
S0
3
Section 10.2.3.5
VLCD_set
0
0
1
V
VA or VB
3
Section 10.2.3.6
[1]
The bits 0 to 7 correspond with the data bus lines DB0 to DB7.
[2]
fosc cycles.
[3]
No operation.
[4]
Do not use.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
24 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
10.2.1 Basic instructions (bit H = 0 or 1)
10.2.1.1
Function_set
Table 13.
Function_set bit description
Bit
Symbol
Value
Description
RS
-
0
see Table 11
R/W
-
0
7 to 5
-
001
4
DL
3
interface data length (for parallel mode only)
-
2
fixed value
0
[1]
2  4 bits (DB7 to DB4)
1
[2]
8 bits (DB7 to DB0)
0
unused
[3]
M
1
1
[4]
SL
1
1:18 multiplex drive mode, 1  32 or 2  16
character display
[4][5]
H
1
basic instruction set plus extended instruction set
When 4-bit width is selected, data is transmitted in two cycles using the parallel-bus. In a 4-bit application
ports DB3 to DB0 should be left open-circuit (internal pull-ups).
[2]
Default value after power-on in I2C-bus mode.
[3]
No impact if SL = 1.
[4]
Due to the internal pull-ups on DB3 to DB0 in a 4-bit application, the first Function_set after power-on sets
bits M, SL and H to logic 1. A second Function_set must be sent to set bits M, SL and H to the required
values.
[5]
Independent of bit M and bit L of the Screen_conf instruction (see Section 10.2.3.1). Only row 1 to row 8
and row 17 are used. All other rows must be left open-circuit. The DDRAM map is the same as in the 2  16
character display mode, however, the second line cannot be displayed.
BF_AC instructions
BF_AC bit
Bit
Symbol
Value
Description
RS
-
0
see Table 11
R/W
-
1
7
BF
6 to 0
[1]
Product data sheet
basic instruction set plus standard instruction set
[4]
[1]
Table 14.
PCF21219
1:9 multiplex drive mode, 1  16 character display
instruction set control
0
10.2.1.2
2 line  16 characters
multiplex mode
0
0
number of display lines
1 line  32 characters
0
AC
[1]
read busy flag
0
next instruction will be executed
1
internal operation is in progress;
next instruction will not be executed until BF = 0
0000000 to
1111111
read address counter
It is recommended that the BF status is checked before the next write operation is started.
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
25 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Busy flag: The busy flag indicates the internal status of the PCF21219. A logic 1
indicates that the chip is busy and further instructions will not be accepted. The busy flag
is output to pin DB7 when bit RS = 0 and bit R/W = 1. Instructions should only be started
after checking that the busy flag is at logic 0 or after waiting for the required number of
cycles.
Address counter: The address counter is used by both CGRAM and DDRAM, and its
value is determined by the previous Set_CGRAM and Set_DDRAM instruction. After a
read/write operation the address counter is automatically incremented or decremented
by 1. The address counter value is output to the bus (DB6 to DB0) when bit RS = 0 and bit
R/W = 1.
10.2.1.3
Read_data
Table 15.
Bit
Read_data bit description
Symbol
Value
Description
see Table 11
RS
-
1
R/W
-
1
7 to 0
READ_DATA
00000000 to
11111111
read data from CGRAM or DDRAM
Read_data from CGRAM or DDRAM: Read_data reads binary 8-bit data from the
CGRAM or DDRAM. The most recent ‘set address’ command (Set_CGRAM or
Set_DDRAM) determines whether the CGRAM or DDRAM is to be read.
The Read_data instruction gates the content of the data register to the bus while pin E is
HIGH. After pin E goes LOW again, internal operation increments (or decrements) the
address counter and stores RAM data corresponding to the new address counter into the
data register.
There are only three instructions that update the data register:
• Set_CGRAM
• Set_DDRAM
• Read_data from CGRAM or DDRAM
Other instructions (e.g. Write_data, Curs_disp_shift, Clear_display and Return_home) do
not modify the value of the data register.
10.2.1.4
Write_data
Table 16.
Bit
Write_data bit description
Symbol
Value
Description
see Table 11
RS
-
1
R/W
-
0
7 to 0
WRITE_DATA 00000000 to
11111111
write data to CGRAM or DDRAM
Write_data to CGRAM or DDRAM: Write_data writes binary 8-bit data to the CGRAM or
the DDRAM.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
26 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
The previous Set_CGRAM or Set_DDRAM command determines if data is written into
CGRAM or DDRAM. After writing, the address counter automatically increments or
decrements by 1, in accordance with the Entry_mode_set (see Section 10.2.2.3). Only bit
4 to bit 0 of CGRAM data are valid, bit 7 to bit 5 are ‘don’t care’.
10.2.2 Standard instructions (bit H = 0)
10.2.2.1
Clear_display
Table 17.
Bit
Clear_display bit description
Symbol
Value
Description
see Table 11
RS
-
0
R/W
-
0
7 to 0
-
00000001
fixed value
Clear_display: writes usually the character code 20h (blank pattern) into all DDRAM
addresses except for the character set ‘R’ where the character code 20h is not a blank
pattern.
When using character set ‘R’, the following alternative instruction set has to be used:
1. Switch display off (Display_ctl, bit D = 0).
2. Write a blank pattern into all DDRAM addresses (Write_data).
3. Switch display on (Display_ctl, bit D = 1).
In addition Clear_display
• sets the DDRAM address counter to logic 0
• returns the display to its original position, if it was shifted. Thus, the display
disappears and the cursor goes to the left edge of the display
• sets entry mode bit I_D = 1 (increment mode); bit S of entry mode does not change
The instruction Clear_display requires extra execution time. This may be allowed by
checking the busy flag bit BF or by waiting until the 165 clock cycles have elapsed. The
latter must be applied where no read-back options are foreseen, as in some
Chip-On-Glass (COG) applications.
10.2.2.2
Return_home
Table 18.
Return_home bit description
Bit
Symbol
Value
Description
RS
-
0
see Table 11
R/W
-
0
7 to 0
-
00000010
fixed value
Return_home: Sets the DDRAM address counter to logic 0 and switches a shifted
display back to an unshifted state. The DDRAM content remains unchanged. The cursor
goes to the left of the first display line. Bit I_D and bit S of the Entry_mode_set instruction
remain unchanged.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
27 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
10.2.2.3
Entry_mode_set
Table 19.
Bit
Entry_mode_set bit description
Symbol
Value
Description
see Table 11
RS
-
0
R/W
-
0
7 to 2
-
000001
1
I_D
0
fixed value
address increment or decrement
0
DDRAM or CGRAM address decrements by 1,
cursor moves to the left
1
DDRAM or CGRAM address increments by 1,
cursor moves to the right
S
shift display to the left or right
0
display does not shift
1
display shifts
Bit I_D: When bit I_D = 1 the DDRAM or CGRAM address increments by 1 when data is
written into or read from the DDRAM or CGRAM. The cursor position moves to the right.
When bit I_D = 0 the DDRAM or CGRAM address decrements by 1 when data is written
into or read from the DDRAM or CGRAM. The cursor position moves to the left.
The cursor underline is inhibited when the CGRAM is accessed.
Bit S: When bit S = 0, the display does not shift.
During DDRAM write, when bit S = 1 and bit I_D = 0, the entire display shifts to the right;
when bit S = 1 and bit I_D = 1, the entire display shifts to the left.
Thus it appears as if the cursor stands still and the display moves. The display does not
shift when reading from the DDRAM, or when writing to or reading from the CGRAM.
10.2.2.4
Display_ctl instructions
Table 20.
Bit
Display_ctl bit description
Symbol
Value
Description
see Table 11
RS
-
0
R/W
-
0
7 to 3
-
00001
2
D
1
display on or off
0
display is off; chip is in power-down mode
1
display is on
C
cursor on or off
0
1
0
-
fixed value
0
cursor is off
cursor is on
fixed value
Bit D: The display is on when bit D = 1 and off when bit D = 0. Display data in the DDRAM
is not affected and can be displayed immediately by setting bit D = 1.
When the display is off (bit D = 0) the chip is in partial power-down mode:
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
28 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
• The LCD outputs are connected to VSS
• The VLCD generator and bias generator are turned off
Three oscillator cycles are required after sending the ‘display off’ instruction to ensure all
outputs are at VSS, afterwards the oscillator can be stopped. If the oscillator is running
during partial power-down mode (‘display off’) the chip can still execute instructions. Even
lower current consumption is obtained by inhibiting the oscillator (pin OSC to VSS).
To ensure IDD < 1 A:
• the parallel bus ports DB7 to DB0 should be connected to VDD
• pins RS and R/W should be connected to VDD or left open-circuit
• pin PD should be connected to VDD
Recovery from power-down mode:
• pin PD should be connected back to VSS
• if necessary pin OSC should be connected back to VDD
• a Display_ctl instruction with bit D = 1 should be sent
Bit C: The cursor is displayed when bit C = 1 and inhibited when bit C = 0. Even if the
cursor disappears, bit I_D and bit S (see Section 10.2.2.3) remain in operation during
display data write. The cursor is displayed using 5 dots in the 8th line (see Figure 12).
10.2.2.5
Curs_disp_shift
Table 21.
Bit
Curs_disp_shift bit description
Symbol
Value
Description
see Table 11
RS
-
0
R/W
-
0
7 to 4
-
0001
3
SC
2
1 to 0
cursor move or display shift
0
move cursor
1
shift display
RL
-
fixed value
shift or move to the right or left
0
left shift or move
1
right shift or move
00
fixed value
Bits SC and RL: Curs_disp_shift moves the cursor position or the display to the right or
left without writing or reading display data. This function is used to correct a character or
move the cursor through the display.
In 2-line displays, the cursor moves to the next line when it passes the last position (40) of
the line. When the displayed data is shifted repeatedly all lines shift at the same time;
displayed characters do not shift into the next line.
The address counter content does not change if the only action performed is shift display
(SC = 1) but increments or decrements with the shift cursor (SC = 0).
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
29 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
10.2.2.6
Set_CGRAM
Table 22.
Bit
Set_CGRAM bit description
Symbol
Value
Description
see Table 11
RS
-
0
R/W
-
0
7 to 6
-
01
fixed value
5 to 0
ACG
000000 to
111111
set CGRAM address
Set_CGRAM: Sets the CGRAM address bits ACG[5:0] into the address counter. Data can
then be written to or read from the CGRAM.
Remark: The CGRAM address uses the same address register as the DDRAM address.
This register consists of 7 bits. But with the Set_CGRAM command, only bit 5 to bit 0 are
set. Bit 6 can be set using the Set_DDRAM command first, or by using the auto-increment
feature during CGRAM write. All bits 6 to 0 can be read using the BF_AC instruction.
When writing to the lower part of the CGRAM, ensure that bit 6 of the address is not set
(e.g. by an earlier DDRAM write).
10.2.2.7
Set_DDRAM
Table 23.
Set_DDRAM bit description
Bit
Symbol
Value
Description
RS
-
0
see Table 11
R/W
-
0
7
-
1
fixed value
6 to 0
ADD
0000000 to
1111111
set DDRAM address
Set_DDRAM: Sets the DDRAM address bits ADD[6:0] into the address counter. Data can
then be written to or read from the DDRAM.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
30 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
10.2.3 Extended instructions (bit H = 1)
10.2.3.1
Screen_conf
Table 24.
Screen_conf bit description
Bit
Symbol
Value
Description
RS
-
0
see Table 11
R/W
-
0
7 to 1
-
0000001
0
L
fixed value
screen configuration
0
split screen standard connection
1
split screen mirrored connection
Screen_conf:
• If bit L = 0, then the two halves of a split screen are connected in a standard way i.e.
column 1/81, 2/82 to 80/160.
• If bit L = 1, then the two halves of a split screen are connected in a mirrored way i.e.
column 1/160, 2/159 to 80/81. This allows single layer PCB or glass layout.
10.2.3.2
Disp_conf
Table 25.
Disp_conf bit description
Bit
Symbol
Value
Description
RS
-
0
see Table 11
R/W
-
0
7 to 2
-
000001
1
P
fixed value
display column configuration
0
column data: left to right;
column data is displayed from column 1 to
column 80
1
column data: right to left;
column data is displayed from column 80 to
column 1
0
Q
display row configuration
0
row data: top to bottom;
row data is displayed from row 1 to row 16 and
icon row data in row 17 and row 18
in single line mode (SL = 1) row data is displayed
from row 1 to row 8 and icon row data in row 17
1
row data: bottom to top;
row data is displayed from row 16 to row 1 and
icon row data in row 18 and row 17
in single line mode (SL = 1) row data is displayed
from row 8 to row 1 and icon row data in row 17
Bit P: The P bit is used to flip the display left to right by mirroring the column data, as
shown in Figure 14. This allows the display to be viewed from behind instead of front and
enhances the flexibility in the assembly of equipment and avoids complicated data
manipulation within the controller.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
31 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
3
4
3 4
DDD
Fig 14. Use of bit P
Bit Q: The Q bit flips the display top to bottom by mirroring the row data, as shown in
Figure 15.
3
4
3
4
DDD
Fig 15. Use of bit Q
Combination of bit P and bit Q: A combination of P and Q allows the display to be
rotated horizontally and vertically by 180 degree, as shown in Figure 16. This is useful for
viewing the display from the opposite edge.
3
4
3 4
DDD
Fig 16. Use of bit P and bit Q
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
32 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
10.2.3.3
Icon_ctl
Table 26.
Bit
Icon_ctl bit description
Symbol
Value
Description
see Table 11
RS
-
0
R/W
-
0
7 to 3
-
00001
2
IM
fixed value
icon mode
1
-
0
DM
0
character mode, full display
1
icon mode, only icons displayed
0
fixed value
direct mode
0
off
1
on
The PCF21219 can drive up to 160 icons, see Figure 17.
Bit IM: When bit IM = 0, the chip is in character mode. In the character mode characters
and icons are driven (multiplex drive mode 1:18 or 1:9). The VLCD generator, if used,
produces the VLCDOUT voltage programmed with register VA.
When bit IM = 1, the chip is in icon mode. In the icon mode only the icons are driven
(multiplex drive mode 1:2). The VLCD generator, if used, produces the VLCDOUT voltage as
programmed with register VB.
Table 27.
Normal/icon mode operation
Bit IM
Mode
VLCDOUT
0
character mode
generated from VA
1
icon mode
generated from VB
GLVSOD\
52: &2/WR
&2/WR
&2/WR
52: PJO
EORFNRIFROXPQV
Fig 17. CGRAM to icon mapping
Bit DM: When DM = 0, the chip is not in the direct mode. Either the internal VLCD
generator or an external voltage may be used to achieve VLCD.
When DM = 1, the chip is in direct mode. The internal VLCD generator is turned off and the
output VLCDOUT is directly connected to VDD2 (i.e. the VLCD generator supply voltage).
Remark: In direct mode, no external VLCD is possible.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
33 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
The direct mode can be used to reduce the current consumption when the required output
voltage VLCDOUT is close to the VDD2 supply voltage. This can be the case in icon mode or
in MUX 1:9 (depending on LCD liquid properties).
10.2.3.4
Temp_ctl
Table 28.
Temp_ctl bit description
Bit
Symbol
Value
Description
RS
-
0
see Table 11
R/W
-
0
7 to 2
-
000100
fixed value
1 to 0
TC[1:0]
00 to 11
temperature coefficient
The bit-field TC[1:0] selects the temperature coefficient for the internally generated
VLCDOUT (see Table 29).
TC[1:0] selection of VLCD temperature coefficient
Table 29.
10.2.3.5
TC[1:0]
Typical value
Description
00
0.16 %/K
VLCD temperature coefficient 0 (default value)
10
0.18 %/K
VLCD temperature coefficient 1
01
0.21 %/K
VLCD temperature coefficient 2
11
0.24 %/K
VLCD temperature coefficient 3
HV_gen
Table 30.
HV_gen bit description
Bit
Symbol
Value
Description
RS
-
0
see Table 11
R/W
-
0
7 to 2
-
010000
fixed value
1 to 0
S[1:0]
00 to 11
voltage multiplier
A software configurable voltage multiplier is incorporated in the VLCD generator and can
be set via the HV_gen command. The voltage multiplier control can be used to reduce
current consumption by disconnecting internal voltage multiplier stages, depending on the
required VLCDOUT output voltage (see Table 31).
Table 31.
PCF21219
Product data sheet
Voltage multiplier control bits
S[1:0]
Description
00
set VLCD generator stages to 1 (2  voltage multiplier)
01
set VLCD generator stages to 2 (3  voltage multiplier)
10
set VLCD generator stages to 3 (4  voltage multiplier)
11
do not use
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
34 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
10.2.3.6
VLCD_set
Table 32.
Bit
VLCD_set bit description
Symbol
Value
Description
see Table 11
RS
-
0
R/W
-
0
7
-
1
6
V
5 to 0
fixed value
set register VA or VB
VA or VB
0
set register VA
1
set register VB
000000 to
111111
factor for calculating VLCD
The VLCD value is calculated with the Equation 2 on page 10. The multiplication factor is
programmed by instruction. Two on-chip registers (VA and VB) hold the multiplication
factor for the character mode and the icon mode, respectively. The generated VLCDOUT
value is independent of VDD, allowing battery operation of the chip.
Vx programming:
1. Send Function_set instruction with bit H = 1.
2. Send VLCD_set instruction to write to the voltage register:
a. Bit 7 = 1 and bit 6 = 0: bit 5 to bit 0 are the multiplication factor for VLCD of character
mode (VA).
b. Bit 7 = 1 and bit 6 = 1: bit 5 to bit 0 are the multiplication factor for VLCD of icon
mode (VB).
c. Bit 5 to bit 0 = 0 switches VLCD generator off (when selected).
d. During ‘display off’/power-down the VLCD generator is also disabled.
3. Send Function_set instruction with bit H = 0 to resume normal programming.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
35 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
11. Basic architecture
11.1 Parallel interface
The PCF21219 can send data in either two 4-bit operations or one 8-bit operation and can
thus interface to 4-bit or 8-bit microcontrollers.
In 8-bit mode data is transferred as 8-bit bytes using the 8 ports DB7 to DB0. Three further
control lines E, RS and R/W are required.
In 4-bit mode data is transferred in two cycles of 4 bits each using ports DB7 to DB4 for
the transaction. The higher order bits (corresponding to range of bit 7 to bit 4 in 8-bit
mode) are sent in the first cycle and the lower order bits (bit 3 to bit 0 in 8-bit mode) in the
second cycle. Data transfer is complete after two 4-bit data transfers. It should be noted
that two cycles are also required for the busy flag check. 4-bit operation is selected by
instruction (see Figure 18 to Figure 20 for examples of bus protocol).
In 4-bit mode, ports DB3 to DB0 must be left open-circuit. They are pulled up to VDD
internally.
56
5:
(
'%
,5
,5
%)
$&
'5
'5
'%
,5
,5
$&
$&
'5
'5
'%
,5
,5
$&
$&
'5
'5
'%
,5
,5
$&
$&
'5
'5
LQVWUXFWLRQ
ZULWH
EXV\IODJDQG
DGGUHVVFRXQWHUUHDG
GDWDUHJLVWHU
UHDG
PJD
Fig 18. 4-bit transfer example
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
36 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
56
5:
(
LQWHUQDORSHUDWLRQ
LQWHUQDO
'%
,5
,5
EXV\
LQVWUXFWLRQ
ZULWH
QRW
EXV\
$&
EXV\IODJ
FKHFN
$&
'
EXV\IODJ
FKHFN
'
LQVWUXFWLRQ
ZULWH
PJD
IR7, IR3: instruction 7th, 3rd bit.
AC3: address counter 3rd bit.
D7, D3: data 7th, 3rd bit.
Fig 19. An example of 4-bit data transfer timing sequence
56
5:
(
LQWHUQDO
'%
LQWHUQDORSHUDWLRQ
GDWD
LQVWUXFWLRQ
ZULWH
EXV\
EXV\
EXV\IODJ
FKHFN
EXV\IODJ
FKHFN
QRW
EXV\
EXV\IODJ
FKHFN
GDWD
LQVWUXFWLRQ
ZULWH
PJD
Fig 20. Example of busy flag checking timing sequence
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
37 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
11.2 I2C-bus interface
The I2C-bus is for bidirectional, two-line communication between different ICs or modules.
The two lines are the Serial DAta line (SDA) and the Serial CLock line (SCL). Both lines
must be connected to a positive supply via pull-up resistors. Data transfer may be initiated
only when the bus is not busy.
Each byte of eight bits is followed by an acknowledge bit. A slave receiver which is
addressed must generate an acknowledge after the reception of each byte.
Also a master receiver must generate an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter.
The device that acknowledges must pull-down the SDA line during the acknowledge clock
pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge
related clock pulse (set-up and hold times must be taken into consideration).
A master receiver must signal an end of data to the transmitter by not generating an
acknowledge bit on the last byte that has been clocked out of the slave. In this event the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
0$67(5
75$160,77(5
5(&(,9(5
6/$9(
5(&(,9(5
6/$9(
75$160,77(5
5(&(,9(5
0$67(5
75$160,77(5
5(&(,9(5
0$67(5
75$160,77(5
6'$
6&/
PJD
Fig 21. System configuration
6'$
6&/
GDWDOLQH
VWDEOH
GDWDYDOLG
FKDQJH
RIGDWD
DOORZHG
PEF
Fig 22. Bit transfer
6'$
6'$
6&/
6&/
6
3
67$57FRQGLWLRQ
6723FRQGLWLRQ
PEF
Fig 23. Definition of START and STOP conditions
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
38 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
GDWDRXWSXW
E\WUDQVPLWWHU
QRWDFNQRZOHGJH
GDWDRXWSXW
E\UHFHLYHU
DFNQRZOHGJH
6&/IURP
PDVWHU
6
FORFNSXOVHIRU
DFNQRZOHGJHPHQW
67$57
FRQGLWLRQ
PEF
Fig 24. Acknowledgement on the I2C-bus
11.2.1 I2C-bus protocol
Two I2C-bus slave addresses (0111 010 and 0111 011) are reserved for the
PCF21219.The entire I2C-bus slave address byte is shown in Table 33.
Table 33.
I2C slave address byte
Slave address
Bit
7
6
5
4
3
2
1
MSB
0
0
LSB
1
1
1
0
1
SA0
R/W
Bit 1 of the slave address byte, that a PCF21219 will respond to, is defined by the level
tied to its SA0 input (VSS for logic 0 and VDD for logic 1).
Before any data is transmitted on the I2C-bus, the device which should respond is
addressed first. The addressing is always carried out with the first byte transmitted after
the START procedure.
The I2C-bus configuration for the different PCF21219 read and write cycles is shown in
Figure 25 to Figure 27.
The slow down feature of the I2C-bus protocol (receiver holds SCL line LOW during
internal operations) is not used in the PCF21219.
11.2.2 I2C-bus definitions
Definitions:
• Transmitter: the device which sends the data to the bus.
• Receiver: the device which receives the data from the bus.
• Master: the device which initiates a transfer, generates clock signals and terminates a
transfer.
• Slave: the device addressed by a master.
• Multi-master: more than one master can attempt to control the bus at the same time
without corrupting the message.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
39 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
• Arbitration: procedure to ensure that if more than one master simultaneously tries to
control the bus, only one is allowed to do so and the message is not corrupted.
• Synchronization: procedure to synchronize the clock signals of two or more devices.
DFNQRZOHGJHPHQW
IURP3&)
6
6 $ $ 56 &21752/%<7( $
$ 56 &21752/%<7( $
'$7$%<7(
$ 3
'$7$%<7(
Q•E\WHV
VODYHDGGUHVV
5:
E\WH
&R
Q•E\WHV
&R
XSGDWH
GDWDSRLQWHU
DDD
Fig 25. Master transmits to slave receiver; write mode
DFNQRZOHGJHPHQW
6
6 $ $ 56&21752/%<7( $
'$7$%<7(
$ 56&21752/%<7( $
Q•E\WHV
VODYHDGGUHVV
E\WH
5: &R
$
Q•E\WHV
&R
DFNQRZOHGJHPHQW
6
'$7$%<7(
6/$9(
$''5(66
6
$ $
DFNQRZOHGJHPHQW
'$7$%<7(
$
QE\WHV
5: &R
QRDFNQRZOHGJHPHQW
'$7$%<7(
3
ODVWE\WH
XSGDWH
GDWDSRLQWHU
XSGDWH
GDWDSRLQWHU
PJJ
Last data byte is a dummy byte (may be omitted).
Fig 26. Master reads after setting word address; writes word address, set RS; Read_data
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
40 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
DFNQRZOHGJHPHQW
IURP3&)
6
6/$9(
$''5(66
6
$ $
DFNQRZOHGJHPHQW
IURPPDVWHU
'$7$%<7(
$
QE\WHV
5:
&R
QRDFNQRZOHGJHPHQW
IURPPDVWHU
'$7$%<7(
3
ODVWE\WH
XSGDWH
GDWDSRLQWHU
XSGDWH
GDWDSRLQWHU
DDD
Fig 27. Master reads slave immediately after first byte; read mode (RS previously
defined)
11.3 Safety notes
CAUTION
This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling
electrostatic sensitive devices.
Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or
equivalent standards.
CAUTION
Static voltages across the liquid crystal display can build up when the LCD supply voltage
(VLCD) is on while the IC supply voltage (VDD) is off, or vice versa. This may cause unwanted
display artifacts. To avoid such artifacts, VLCD and VDD must be applied or removed together.
CAUTION
Semiconductors are light sensitive. Exposure to light sources can cause the IC to
malfunction. The IC must be protected against light. The protection must be applied to all
sides of the IC.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
41 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
12. Internal circuitry
Table 34.
Device protection circuits
Symbol
Pin
VDD1
1 to 6
Internal circuit
9''
966
DDD
VDD2
7 to 14
9''
966
VDD3
966
DDD
15 to 18
9''
966
DDD
VSS1
22 to 29
VSS2
30 to 35
966
966
DDD
VLCDSENSE
36
VLCDIN
44 to 49
VLCDOUT
37 to 43
SCL
151 to 152
SDA
156 to 157
OSC
168
PD
155
POR
154
T1
20
T2
21
T3
153
E
19
9''
966
DDD
RS
159
R/W
158
DB0 to DB7
160 to 167
R1 to R18
58, 57 to 51,
142 to 149,
59, 100, 141
C1 to C80
966
DDD
9/&',1
140 to 101,
99 to 60
966
DDD
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
42 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
13. Limiting values
Table 35. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
Parameter
Conditions
Min
Max
Unit
VDD1
supply voltage 1
logic
0.5
+6.5
V
VLCD generator
0.5
+4.5
V
0.5
+7.5
V
0.5
+6.5
V
VDD2
supply voltage 2
VDD3
supply voltage 3
VLCD
LCD supply voltage
VI
input voltage
VDD related
0.5
+7.5
V
II
input current
DC current
[1]
10
+10
mA
IO
output current
DC current
[1]
10
+10
mA
IDD
supply current
50
+50
mA
ISS
ground supply current
50
+50
mA
IDD(LCD)
LCD supply current
50
+50
mA
Ptot
total power dissipation
-
400
mW
Po
output power
-
100
mW
VESD
electrostatic discharge voltage HBM
[2]
-
3000
V
[3]
-
300
V
latch-up current
[4]
-
200
mA
Tstg
storage temperature
[5]
Tamb
ambient temperature
VLCD related
dissipation per
output
MM
Ilu
PCF21219
Product data sheet
operating
device
65
+150
C
40
+85
C
[1]
For all diode protected input and output pins.
[2]
Pass level; Human Body Model (HBM) according to Ref. 7 “JESD22-A114”.
[3]
Pass level; Machine Model (MM), according to Ref. 8 “JESD22-A115”.
[4]
Pass level; latch-up testing according to Ref. 9 “JESD78” at maximum ambient temperature (Tamb(max)).
[5]
According to the store and transport requirements (see Ref. 12 “UM10569”) the devices have to be stored
at a temperature of +8 C to +45 C and a humidity of 25 % to 75 %.
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
43 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
14. Static characteristics
Table 36. Static characteristics
VDD1 = 2.5 V to 5.5 V; VDD2 = VDD3 = 2.5 V to 4.0 V; VSS = 0 V; VLCD = 2.5 V to 6.5 V; Tamb = 40 C to +85 C;
unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDD1
supply voltage 1
logic
2.5
-
5.5
V
VDD2
supply voltage 2
2.5
-
4.0
V
VDD3
supply voltage 3
internal VLCD generation;
VLCD > VDD2 = VDD3
VLCD
LCD supply voltage
pins VLCD, VLCDIN, VLCDOUT
2.5
-
6.5
V
Supplies
Ground supply current using external VLCD[1]
ISS
-
70
120
A
VDD = 3 V; VLCD = 5 V
[2]
-
35
80
A
icon mode; VDD = 3 V;
VLCD = 2.5 V
[2]
-
25
45
A
-
0.5
5
A
400
A
ground supply current
power-down mode; VDD = 3 V;
VLCD = 2.5 V; DB7 to DB0,
RS and R/W = 1; OSC = 0;
PD = 1
Ground supply current using internal VLCD[1][3]
ISS
ground supply current
-
190
VDD = 3 V; VLCD = 5 V
[2]
-
135
400
A
icon mode; VDD = 2.5 V;
VLCD = 2.5 V
[2]
-
85
-
A
Logic
VI
input voltage
0.5
-
VDD1 + 0.5 V
VIL
LOW-level input voltage
VSS1
-
0.3VDD1
V
VIH
HIGH-level input voltage
0.7VDD1
-
VDD1
V
-
Oscillator input; pin OSC
VDD1  1.2 V
VIL
LOW-level input voltage
VSS1
VIH
HIGH-level input voltage
VDD1  0.1 -
VDD1
V
Data bus; pins DB7 to DB0
IOL
LOW-level output current output sink current;
VOL = 0.4 V; VDD1 = 5 V
1.6
4
-
mA
IOH
HIGH-level output current output source current;
VOH = 4 V; VDD1 = 5 V
1
8
-
mA
Ipu
pull-up current
VI = VSS1
0.04
0.15
1
A
IL
leakage current
VI = VDD1, 2, 3 or VSS1, 2
1
-
+1
A
0.5
-
5.5
V
I2C-bus; pins SDA and SCL
Inputs: pins SDA and SCL
[4]
VI
input voltage
VIL
LOW-level input voltage
0
-
0.3VDD1
V
VIH
HIGH-level input voltage
0.7VDD1
-
5.5
V
ILI
input leakage current
1
-
+1
A
PCF21219
Product data sheet
VI = VDD1, 2, 3 or VSS1, 2
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
44 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 36. Static characteristics …continued
VDD1 = 2.5 V to 5.5 V; VDD2 = VDD3 = 2.5 V to 4.0 V; VSS = 0 V; VLCD = 2.5 V to 6.5 V; Tamb = 40 C to +85 C;
unless otherwise specified.
Symbol
Parameter
Ci
input capacitance
Conditions
Min
Typ
Max
Unit
-
5
-
pF
3
-
-
mA
Output: pin SDA
LOW-level output current output sink current
IOL
VOL = 0.4 V
LCD outputs
output resistance
RO
row output, pins R1 to R18
[5]
-
10
30
k
column output, pins C1 to C80
[5]
-
15
40
k
-
20
130
mV
VLCD < 3 V
-
-
160
mV
VLCD < 4 V
-
-
200
mV
VLCD < 5 V
-
-
260
mV
VLCD < 6 V
-
-
340
mV
Vbias
bias voltage variation
on pins R1 to R18 and
C1 to C80
[6]
VLCD
LCD voltage variation
Tamb = 25 C
[3]
[1]
LCD outputs are open-circuit; inputs at VDD or VSS; bus inactive.
[2]
Tamb = 25 C; fosc(ext) = 200 kHz.
[3]
LCD outputs are open-circuit; VLCD generator is on; load current ILCD = 5 A.
[4]
The I2C-bus interface of PCF21219 is 5 V tolerant.
[5]
Resistance of output pins (R1 to R18 and C1 to C80) with a load current of 10 A; outputs measured one at a time; external LCD supply
VLCD = 3 V; VDD1 = VDD2 = VDD3 = 3 V.
[6]
LCD outputs open-circuit; external LCD supply.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
45 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
15. Dynamic characteristics
Table 37. Dynamic characteristics
VDD1 = 2.5 V to 5.5 V; VDD2 = VDD3 = 2.5 V to 4.0 V; VSS = 0 V; VLCD = 2.5 V to 6.5 V; Tamb = 40 C to +85 C; unless
otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Clock and oscillator
ffr(LCD)
LCD frame frequency
internal clock; VDD = 5 V
150
220
300
Hz
fosc
oscillator frequency
not available at any pin
461
675
922
kHz
fosc(ext)
external oscillator frequency
140
-
1000
kHz
-
200
300
s
500
-
-
ns
td(startup)(OSC)
[1]
start-up delay time on pin OSC oscillator, after power-down
Timing characteristics of parallel interface[2]
Write operation (writing data from microcontroller to PCF21219); see Figure 28
tcy(en)
enable cycle time
tw(en)
enable pulse width
220
-
-
ns
tsu(A)
address set-up time
50
-
-
ns
th(A)
address hold time
25
-
-
ns
tsu(D)
data input set-up time
60
-
-
ns
th(D)
data input hold time
25
-
-
ns
Read operation (reading data from PCF21219 to microcontroller); see Figure 29
tcy(en)
enable cycle time
500
-
-
ns
tw(en)
enable pulse width
220
-
-
ns
tsu(A)
address set-up time
50
-
-
ns
th(A)
address hold time
25
-
-
ns
td(DV)
data input valid delay time
-
-
150
ns
th(D)
data input hold time
20
-
100
ns
Timing characteristics of
I2C-bus
interface[2];
see Figure 30
fSCL
SCL clock frequency
-
-
400
kHz
tLOW
LOW period of the SCL clock
1.3
-
-
s
tHIGH
HIGH period of the SCL clock
0.6
-
-
s
tSU;DAT
data set-up time
100
-
-
ns
tHD;DAT
data hold time
0
-
-
ns
15 + 0.1 Cb
-
300
ns
15 + 0.1 Cb
-
300
ns
tr
rise time of both SDA and SCL
signals
[1][3]
tf
fall time of both SDA and SCL
signals
[1][3]
Cb
capacitive load for each bus
line
-
-
400
pF
tSU;STA
set-up time for a repeated
START condition
0.6
-
-
s
tHD;STA
hold time (repeated) START
condition
0.6
-
-
s
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
46 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 37. Dynamic characteristics …continued
VDD1 = 2.5 V to 5.5 V; VDD2 = VDD3 = 2.5 V to 4.0 V; VSS = 0 V; VLCD = 2.5 V to 6.5 V; Tamb = 40 C to +85 C; unless
otherwise specified.
Symbol
Parameter
tSU;STO
Conditions
Min
Typ
Max
Unit
set-up time for STOP condition
0.6
-
-
s
tSP
pulse width of spikes that must
be suppressed by the input
filter
-
-
50
ns
tBUF
bus free time between a STOP
and START condition
1.3
-
-
s
[1]
Tested on sample base.
[2]
All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to VIL and VIH with an
input voltage swing of VSS to VDD.
[3]
Cb = total capacitance of one bus line in pF.
56
9,+
9,/
9,+
9,/
WVX$
5:
WK$
9,/
9,/
WZHQ
(
9,+
WK$
9,+
9,/
9,/
9,/
WK'
WVX'
9,+
YDOLGGDWD
9,/
'%WR'%
9,+
9,/
PEN
WF\HQ
Fig 28. Parallel bus write operation sequence; writing data from microcontroller to
PCF21219
56
9,+
9,/
9,+
9,/
WVX$
5:
WK$
9,+
9,+
WZHQ
(
9,+
WK$
9,+
9,/
9,/
WG'9
92+
92/
'%WR'%
9,/
WK'
92+
92/
PEN
WF\HQ
Fig 29. Parallel bus read operation sequence; writing data from PCF21219 to
microcontroller
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
47 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
6'$
W%8)
W/2:
WI
6&/
W+'67$
WU
W+''$7
W+,*+
W68'$7
6'$
W6867$
W68672
PJD
Fig 30. I2C-bus timing diagram
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
48 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
16. Application information
16.1 General application information
The required minimum value for the external capacitors in an application with the
PCF21219 are: Cext from pins VLCD to VSS = 100 nF and for pins VDD to VSS = 470 nF.
Higher capacitor values are recommended for ripple reduction.
For COG applications the recommended ITO track resistance is to be minimized for the
I/O and supply connections. Optimized values for these tracks are below 50  for the
supply and below 100  for the I/O connections. Higher track resistance reduce
performance and increase current consumption. To avoid accidental triggering of
Power-On Reset (POR) (especially in COG applications), the supplies must be
adequately decoupled. Depending on power supply quality, VDD1 may have to be risen
above the specified minimum.
When external LCD supply voltage is supplied, VLCDOUT should be left open-circuit to
avoid any stray current, and VLCDIN must be connected to VLCDSENSE.
The PCF21219 I2C-bus interface is compatible with systems, where the I2C pull-up
resistors are connected to a 5 V 10 % supply.
16.2 Power supply connections for internal VLCD generation
9WR9
9''
9WR9
9''
9''
9WR9
9''
9''
*1'
966
966
*1'
966
966
9''
DDD
DDD
Drawings are showing alternative circuits.
Decoupling capacitors are not shown in the drawings.
Fig 31. Recommended VDD connections for internal VLCD generation
9/&',1
9/&'287
966
9/&'6(16(
DDD
The value of the capacitor should be at least 100 nF.
Fig 32. Recommended VLCD connections for internal VLCD generation
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
49 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
16.3 Power supply connections for external VLCD generation
9WR9
9''
9WR9
9''
9''
*1'
966
966
9WR9
9''
9''
9''
*1'
DDD
966
966
DDD
Drawings are showing alternative circuits.
Decoupling capacitors are not shown in the drawings.
Fig 33. Recommended VDD connections for external VLCD generation
9/&',1
9/&'H[W
QF
966
9/&'287
9/&'6(16(
DDD
The value of the capacitor should be at least 100 nF.
Fig 34. Recommended VLCD connections for external VLCD generation
Remark: When using an external VLCD, the internal VLCD generator must never be
switched on and direct mode must be avoided otherwise damages will occur.
16.4 Information about VLCD connections
VLCDIN — This input is used for generating the 5 LCD bias levels. It is the power supply for
the bias level buffers.
VLCDOUT — This is the VLCD output if VLCD is generated internally. In this case pin VLCDOUT
must be connected to VLCDIN and to VLCDSENSE. If VLCD is generated externally, VLCDOUT
must be left unconnected.
VLCDSENSE — This input is used for the voltage multiplier’s regulation circuitry. When
using the internal VLCD generation, this pin must be connected to VLCDOUT and VLCDIN.
When using an external VLCD supply it must be connected to VLCDIN only.
16.5 Reducing current consumption
Reducing current consumption can be achieved by one of the options given in Table 38.
When VLCD lies outside the VDD range and must be generated, it is usually more efficient
to use the on-chip VLCD generator than an external regulator.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
50 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 38.
Reducing current consumption
Original mode
Alternative mode
character mode
icon mode (control bit IM)
display on
display off (control bit D)
VLCD generator operating
direct mode
any mode
power-down mode (pin PD)
16.6 Charge pump characteristics
Typical graphs of the total power consumption of the PCF21219 using the internal charge
pump are illustrated in Figure 35 and Figure 36.
The graphs were obtained under the following conditions:
•
•
•
•
•
•
Tamb = 25 C
VDD1 = VDD2 = VDD3 = 2.7 V and 4.0 V
Normal mode
fosc = internal oscillator
multiplex drive mode 1:18
Typical current load for ILCD = 10 A.
For each multiplication factor there is a separate line. The line ends where it is not
possible to get a higher voltage under its conditions (a higher multiplication factor is
needed to get higher voltages).
Connecting different displays may result in different current consumption. This affects the
efficiency and the optimum multiplication factor to be used to generate a certain output
voltage.
PJZ
,''
—$
9/&'9
(1) 2  multiplication factor.
(2) 3  multiplication factor.
(3) 4  multiplication factor.
Fig 35. Typical charge pump characteristics (b), VDD = 2.7 V
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
51 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
PJZ
,''
—$
9/&'9
(1) 2  multiplication factor.
(2) 3  multiplication factor.
(3) 4  multiplication factor.
Fig 36. Typical charge pump characteristics (c), VDD = 4.0 V
16.7 Interfaces
26&
9''
55
9''
3&)
Q)
966
9/&'
5WR5
î&+$5$&7(5
/&'',63/$<
3/86,&216
Q)
&WR&
966
'%WR'%
'%WR'%
(
56 5:
DDD
Fig 37. Typical application using parallel interface, 4 or 8 bit bus possible
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
52 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
9'' 9''
9''
'%6$2
26&
9''
55
5WR5
î&+$5$&7(5
/&'',63/$<
3/86,&216
9''
3&)
Q)
9/&'
Q)
966
966
&WR&
55
5WR5
î&+$5$&7(5
/&'',63/$<
3/86,&216
6&/ 6'$
966
'%6$2
26&
9''
9''
3&)
Q)
9/&'
Q)
966
6&/ 6'$
&WR&
966
6&/ 6'$
,&0$67(5
0,&52&21752//(5
DDD
Fig 38. Application using I2C-bus interface
16.8 Connections with LCD modules
5
,FRQV
5WR5
3&)
&KDUDFWHUURZ
&KDUDFWHUURZ
&WR& 5WR5
5
DDD
Fig 39. Connecting PCF21219 with 2  16 character LCD
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
53 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
&WR&
5
5WR5
,FRQV
,FRQV
&KDUDFWHUURZ
&KDUDFWHUURZ
3&)
&WR& 5WR5
5
DDD
Fig 40. Connecting PCF21219 with 1  32 character LCD
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
54 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
16.9 4-bit operation, 1-line display using external reset
The program must set functions prior to a 4-bit operation (see Table 39). When power is
turned on, 8-bit operation is automatically selected and the PCF21219 attempts to
perform the first write as an 8-bit operation. Since nothing is connected to ports
DB0 to DB3, a rewrite is then required. However, since one operation is completed in two
accesses of 4-bit operation, a rewrite is required to set the functions (see Table 39 step 3).
Thus, DB4 to DB7 of the Function_set are written twice.
Table 39.
Step
4-bit operation, 1-line display example; using external reset (character set ‘A’)
Instruction
RS
Display
R/W DB7 DB6 DB5 DB4
1
power supply on
2
Function_set
0
3
4
5
6
Operation
0
0
initialized by the external reset; no display appears
0
1
sets to 4-bit operation; in this instance operation is handled as
8-bit by initialization and only this instruction completes with
one write
0
sets to 4-bit operation, selects 1-line display and VLCD = V0;
4-bit operation starts from this point and resetting is needed
Function_set
0
0
0
0
1
0
0
0
0
0
0
0
Display_ctl
0
0
0
0
0
0
0
0
1
1
1
0
turns display and cursor on; entire display is blank after
initialization
Entry_mode_set
0
0
0
0
0
0
0
0
0
1
1
0
sets mode to increment the address by 1 and to shift the cursor
to the right at the time of write to the DDRAM or CGRAM;
display is not shifted
Write_data to CGRAM/DDRAM
1
0
0
1
0
1
1
0
0
0
0
0
writes ‘P’; the DDRAM has already been selected by
initialization at power-on; the cursor is incremented by 1 and
shifted to the right
P
16.10 8-bit operation, 1-line display using external reset
Table 40 and Table 41 show an example of a 1-line display in 8-bit operation. The
PCF21219 functions must be set by the Function_set instruction prior to display. Since the
DDRAM can store data for 80 characters, the RAM can be used for advertising displays
when combined with display shift operation. Since the display shift operation changes
display position only and the DDRAM contents remain unchanged, display data entered
first can be displayed when the Return_home operation is performed.
Table 40.
Step
8-bit operation, 1-line display example; using external reset (character set ‘A’)
Instruction
RS
Display
Operation
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
1
power supply on
initialized by the external reset; no
display appears
2
Function_set
0
3
0
0
0
1
1
0
0
0
0
sets to 8-bit operation, selects 1-line
display and VLCD = V0
0
0
0
0
1
1
1
0
turns on display and cursor; entire
display is blank after initialization
Display_ctl
0
0
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
55 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 40.
Step
8-bit operation, 1-line display example; using external reset (character set ‘A’) …continued
Instruction
RS
4
0
0
0
0
0
0
1
0
0
0
1
0
7 to 10
0
0
1
0
1
0
0
0
PH
PHILIP
writes ‘ILIP’
1
writes ‘S’
0
0
1
1
PHILIPS
0
0
0
0
0
0
1
1
1
PHILIPS
0
0
0
1
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
HILIPS
writes ‘M’
1
1
0
1
ILIPS
M
MICROK
0
1
0
0
1
1
1
1
MICROKO
0
0
1
0
0
0
0
MICROKO
shifts only the cursor position to the left
shifts only the cursor position to the left
0
0
1
0
0
0
0
MICROKO
1
0
0
0
0
1
1
ICROCO
writes ‘C’ correction; display moves to
the left
shifts the display and cursor to the
right
0
0
1
1
1
0
0
MICROCO
0
0
1
0
1
0
0
MICROCO
shifts only the cursor to the right
Write_data to CGRAM/DDRAM
1
0
0
writes ‘M’
1
0
0
1
1
0
1
ICROCOM
0
0
0
0
0
1
0
PHILIPS M
Return_home
0
0
PCF21219
Product data sheet
0
writes ‘ICROK’
writes ‘O’
Curs_disp_shift
0
sets mode for display shift at the time
of write
writes space
Curs_disp_shift
0
27
0
writes ‘H’
Write_data to CGRAM/DDRAM
0
26
P
Curs_disp_shift
1
25
0
Curs_disp_shift
0
24
0
Write_data to CGRAM/DDRAM
0
23
0
:
1
22
1
Write_data to CGRAM/DDRAM
1
21
0
writes ‘P’; the DDRAM has already
been selected by initialization at
power-on; the cursor is incremented
by 1 and shifted to the right
Write_data to CGRAM/DDRAM
15 to 19
20
0
Entry_mode_set
1
14
1
:
0
13
1
Write_data to CGRAM/DDRAM
1
12
0
Write_data to CGRAM/DDRAM
1
11
0
sets mode to increment the address
by 1 and to shift the cursor to the right
at the time of the write to the
DDRAM/CGRAM; display is not shifted
Write_data to CGRAM/DDRAM
1
6
Operation
Entry_mode_set
0
5
Display
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
returns both display and cursor to the
original position (address 0)
© NXP B.V. 2014. All rights reserved.
56 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 41.
Step
8-bit operation, 1-line display and icon example; using external reset (character set ‘A’)
Instruction
RS
Display
Operation
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
1
power supply on
initialized by the external reset; no
display appears
2
Function_set
0
3
1
1
0
0
0
0
0
0
0
0
0
1
1
1
0
turns on display and cursor; entire
display is blank after initialization
0
0
0
0
0
0
1
0
0
0
0
0
7
Function_set
9
Icon_ctl
0
0
0
0
0
1
0
0
0
0
0
0
sets the CGRAM address to position of
character 0; the CGRAM is selected
0
1
0
1
0
writes data to CGRAM for icons; icons
appears
0
Function_set
11
Set_DDRAM
0
0
0
0
sets bit H = 1
0
1
1
0
0
0
1
character mode, full display
10
0
1
0
0
0
1
0
0
0
sets bit H = 0
0
0
1
0
1
0
0
0
0
0
0
0
1
0
sets the DDRAM address to the first
position; DDRAM is selected
0
writes ‘P’; the cursor is incremented
by 1 and shifted to the right
Write_data to CGRAM/DDRAM
1
0
0
1
0
1
0
0
0
P
Write_data to CGRAM/DDRAM
1
0
0
1
0
14 to 18
19
1
:
8
13
0
Write_data to CGRAM/DDRAM
1
12
0
sets mode to increment the address
by 1 and to shift the cursor to the right
at the time of the write to the
DD/CGRAM; display is not shifted
Set_CGRAM
0
6
0
Entry_mode_set
0
5
0
Display_ctl
0
4
0
sets to 8-bit operation, selects 1-line
display and VLCD = V0
0
writes ‘H’
1
0
0
0
:
PH
PHILIPS
writes ‘ILIPS’
PHILIPS
returns both display and cursor to the
original position (address 0)
Return_home
0
0
0
0
0
0
0
0
1
0
16.11 8-bit operation, 2-line display
For a 2-line display the cursor automatically moves from the first to the second line after
the 40th digit of the first line has been written. Thus, if there are only 8 characters in the
first line, the DDRAM address must be set after the 8th character is completed
(see Table 42). It should be noted that both lines of the display are always shifted
together; data does not shift from one line to the other.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
57 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 42.
8-bit operation, 2-line display example; using external reset (character set ‘A’)
Instruction
Step
RS
1
power supply on
initialized by the external reset; no
display appears
2
Function_set
0
3
0
0
1
1
0
1
0
0
0
0
0
0
0
1
1
1
0
turns on display and cursor; entire
display is blank after initialization
Entry_mode_set
0
5
0
0
0
0
0
0
0
0
1
0
6 to 10
1
Write_data to CGRAM/DDRAM
12
Set_DDRAM
1
0
0
0
0
1
1
1
0
0
0
0
1
0
14 to 18
0
0
0
P
PHILIP
writes ‘HILIP’
1
0
writes ‘S’
0
0
1
1
PHILIPS
0
0
0
0
PHILIPS
0
1
1
0
1
PHILIPS
M
0
0
1
0
0
0
0
0
0
0
PHILIPS
MICROC
0
1
0
22
0
1
1
1
1
PHILIPS
MICROCO
0
1
1
1
PHILIPS
MICROCO
1
1
0
1
:
HILIPS
ICROCOM
0
0
0
0
0
sets mode for display shift at the time
of write
writes ‘M’; display is shifted to the left;
the first and second lines shift
together
:
Return_home
0
writes ‘ICROC’
writes ‘O’
Write_data to CGRAM/DDRAM
0
sets DDRAM address to position the
cursor at the head of the 2nd line
writes ‘M’
Write_data to CGRAM/DDRAM
1
23
0
writes ‘P’; the DDRAM has already
been selected by initialization at
power-on; the cursor is incremented
by 1 and shifted to the right
Write_data to CGRAM/DDRAM
0
21
0
:
1
20
1
Write_data to CGRAM/ DDRAM
1
19
1
:
11
13
0
sets mode to increment the address
by 1 and to shift the cursor to the right
at the time of write to the CG/DDRAM;
display is not shifted
Write_data to CGRAM/DDRAM
1
Operation
sets to 8-bit operation; selects 2-line
display and VLCD generator off
display mode on/off control
0
4
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Display
0
0
1
0
PHILIPS
MICROCOM
returns both display and cursor to the
original position (address 0)
16.12 I2C-bus operation, 1-line display
A control byte is required with most commands (see Table 43).
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
58 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Example of I2C-bus operation; 1-line display (using external reset, assuming pin SA0 = VSS)[1]
Table 43.
Step
I2C-bus
byte
1
I2C-bus
start
2
slave address for write
Display
initialized; no display appears
during the acknowledge cycle SDA will be
pulled-down by the PCF21219
SA6 SA5 SA4 SA3 SA2 SA1 SA0 R/W Ack
0
3
4
1
1
1
0
1
0
0
1
send a control byte for Function_set
control byte sets RS for following data bytes
CO
RS
0
0
0
0
0
0
Ack
0
0
0
0
0
0
0
0
1
selects 1-line display and VLCD = V0; SCL
pulse during acknowledge cycle starts
execution of instruction
Function_set
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack
0
5
0
1
X
0
0
0
0
1
Display_ctl
turns on display and cursor; entire display
shows character code 20h (blank in
ASCII-like character sets)
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack
0
6
0
0
0
1
1
1
0
1
Entry_mode_set
sets mode to increment the address by 1
and to shift the cursor to the right at the time
of write to the DDRAM or CGRAM; display
is not shifted
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack
0
0
0
Operation
0
7
I2C-bus start
8
slave address for write
0
1
1
0
1
for writing data to DDRAM, RS must be set
to 1; therefore a control byte is needed
SA6 SA5 SA4 SA3 SA2 SA1 SA0 R/W Ack
0
9
10
1
1
1
0
1
0
0
1
send a control byte for Write_data
CO
RS
0
0
0
0
0
0
Ack
0
1
0
0
0
0
0
0
1
Write_data to DDRAM
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack
0
11
1
0
1
0
0
0
0
1
Write_data to DDRAM
0
1
0
0
12 to 15
1
0
0
0
PH
1
:
PHILIP
Write_data to DDRAM
1
0
1
0
0
1
1
PHILIPS
1
17
optional l2C-bus STOP
PHILIPS
18
I2C-bus
PHILIPS
19
slave address for write
start
SA6 SA5 SA4 SA3 SA2 SA1 SA0 R/W Ack
0
1
PCF21219
Product data sheet
1
1
writes ‘ILIP’
writes ‘S’
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack
0
writes ‘P’; the DDRAM has been selected at
power-on; the cursor is incremented by 1
and shifted to the right
writes ‘H’
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack
16
P
0
1
0
0
PHILIPS
1
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
59 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Example of I2C-bus operation; 1-line display (using external reset, assuming pin SA0 = VSS)[1] …continued
Table 43.
Step
I2C-bus byte
20
control byte
21
Display
CO
RS
0
0
0
0
0
0
Ack
1
0
0
0
0
0
0
0
1
PHILIPS
Return_home
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack
0
0
0
0
22
I2C-bus start
23
slave address for read
0
0
1
0
24
1
1
PHILIPS
1
1
0
1
0
1
PHILIPS
1
control byte for read
CO
RS
0
0
0
0
0
0
Ack
0
1
1
0
0
0
0
0
1
Read_data: 8  SCL + master
25
X
X
X
X
PHILIPS
acknowledge[2]
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack
X
X
X
X
PHILIPS
0
Read_data: 8  SCL + master acknowledge[2]
26
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack
0
1
0
0
1
0
0
0
PHILIPS
0
Read_data: 8  SCL + no master acknowledge[2]
27
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack
0
1
0
0
1
0
0
1
PHILIPS
1
I2C-bus STOP
28
sets DDRAM address 0 in address counter
(also returns shifted display to original
position; DDRAM contents unchanged); this
instruction does not update the data register
PHILIPS
SA6 SA5 SA4 SA3 SA2 SA1 SA0 R/W Ack
0
Operation
during the acknowledge cycle the content of
the data register is loaded into the internal
I2C-bus interface to be shifted out; in the
previous instruction neither a ‘set address’
nor a Read_data has been performed;
therefore the content of the data register
was unknown; bit R/W has to be set to logic
1 while still in I2C-write mode
DDRAM content will be read from following
instructions
8  SCL; content loaded into interface
during previous acknowledge cycle is
shifted out over SDA; MSB is DB7; during
master acknowledge content of DDRAM
address 01 is loaded into the I2C-bus
interface
8  SCL; code of letter ‘H’ is read first;
during master acknowledge code of ‘I’ is
loaded into the I2C-bus interface
no master acknowledge; after the content of
the I2C-bus interface register is shifted out
no internal action is performed; no new data
is loaded to the interface register, data
register is not updated, address counter is
not incremented and cursor is not shifted
PHILIPS
[1]
X = don’t care.
[2]
SDA is left at high-impedance by the microcontroller during the read acknowledge.
16.13 Initialization
Initialization by instruction, 8-bit interface ([1])
Table 44.
Step
Instruction
RS
Description
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
1
power-on or unknown state
2
wait 2 ms
after internal reset has been applied
3
Function_set
interface is 8 bits long; BF cannot be checked before
this instruction
0
0
PCF21219
Product data sheet
0
0
1
1
X
X
X
X
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
60 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Initialization by instruction, 8-bit interface ([1]) …continued
Table 44.
Step
Instruction
RS
Description
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
4
wait 2 ms
5
Function_set
6
wait more than 40 s
7
Function_set
0
0
0
0
0
0
0
0
1
1
1
1
X
X
X
X
X
X
X
interface is 8 bits long; BF cannot be checked before
this instruction
X
interface is 8 bits long; BF cannot be checked before
this instruction
BF can be checked after the following instructions; when BF is not checked, the waiting time between instructions is the
specified instruction time (see Table 12)
8
Function_set (interface is 8 bits long)
0
9
0
0
1
1
0
M
0
H
0
0
0
0
1
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
I_D
S
Display_ctl
0
10
0
display off
Clear_display
0
11
0
0
Entry_mode_set
0
12
[1]
0
specify number of display lines
0
0
initialization ends
X = don’t care.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
61 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Initialization by instruction, 4-bit interface; not applicable for I2C-bus operation
Table 45.
Step
Instruction
RS
Description
R/W DB7 DB6 DB5 DB4
1
power-on or unknown state
2
wait 2 ms after internal reset has been applied
3
Function_set
0
0
0
4
wait 2 ms
5
Function_set
0
6
7
0
0
0
0
1
interface is 8 bits long; BF cannot be checked
before this instruction
1
1
interface is 8 bits long; BF cannot be checked
before this instruction
1
1
interface is 8 bits long; BF cannot be checked
before this instruction
1
wait more than 40 s
Function_set
0
0
0
0
BF can be checked after the following instructions; when BF is not checked, the waiting time
between instructions is the specified instruction time (see Table 12)
8
Function_set
0
9
10
11
12
0
0
0
1
0
set interface to 4 bit long
interface is 8 bit long
Function_set
0
0
0
0
1
0
set interface to 4 bits long
0
0
0
M
0
H
specify number of display line
Display_ctl
0
0
0
0
0
0
0
0
1
0
0
0
display off
Clear_display
0
0
0
0
0
0
0
0
0
0
0
1
Entry_mode_set
0
0
0
0
0
0
0
0
0
1
I_D
S
:
13
PCF21219
Product data sheet
Initialization ends
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
62 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
16.14 User defined characters and symbols
Up to 16 user defined characters may be stored in the CGRAM. The content of the
CGRAM is lost during power-down, therefore the CGRAM has to be rewritten after every
power-on.
DDD
Fig 41. User defined euro currency sign
Below some source code is printed, which shows how a user defined character is defined
- in this case the euro currency sign. The display used is a 2 lines by 16 characters display
and the interface is the I2C-bus:
// Write a user defined character into the CGRAM
startI2C();
// PCF21219 slave address for write, SA0 is connected to Vdd
SendI2CAddress(0x76);
// MSB (Continuation bit Co) = 0, more than one byte may follow. Bit6, RS=0, next byte
// is command byte
i2c_write(0x00);
// 2 lines x 16, 1/18 duty, basic instruction set. Next byte will be another command.
i2c_write(0x24);
// Set CGRAM address to 0
i2c_write(0x40);
// Repeated Start condition
startI2C();
SendI2CAddress(0x76);
// RS=1, next byte is a data byte
i2c_write(0x40);
// Here the data bytes to define the character
// Behind the write commands the 5x8 dot matrix is shown, the 1 represents a on pixel.
// The Euro currency character can be recognized by the 0/1 pattern (see Figure 41)
i2c_write(0x06); // 00110
i2c_write(0x09); // 01001
i2c_write(0x08); // 01000
i2c_write(0x1E); // 11110
i2c_write(0x1E); // 11110
i2c_write(0x08); // 01000
i2c_write(0x09); // 01001
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
63 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
i2c_write(0x06); // 00110
i2c_stop();
// Until here the definition of the character and writing it into the CGRAM. Now it
// still needs to be displayed. See below.
// PCF21219, setting of proper display modes
startI2C();
// PCF21219 slave address for write, SA0 is connected to Vdd
SendI2CAddress(0x76);
// MSB (Continuation bit Co) = 0, more than one byte may follow. Bit6, RS=0, next byte
// is command byte
i2c_write(0x00);
// 2 lines x 16, 1/18 duty, extended instruction set. Next byte will be another
// command.
i2c_write(0x25);
// Set display configuration to right to left, column 80 to 1. Row data displ. top to
// bottom,1 to 16.
i2c_write(0x06);
// Set to character mode, full display
i2c_write(0x08);
// Set voltage multiplier to 2
i2c_write(0x40);
// Set Vlcd and store in register VA
i2c_write(0xA0);
// Change from extended instruction set to basic instruction set
i2c_write(0x24);
// Display control: set display on, cursor off
i2c_write(0x0C);
// Entry mode set, increase DDRAM after access, no shift
i2c_write(0x06);
// Return home, set DDRAM address 0 in address counter
i2c_write(0x02);
// Clear entire display, set DDRAM address to 0 in address counter
i2c_write(0x01);
// Repeated Start condition because RS needs to be changed from 0 to 1
startI2C();
SendI2CAddress(0x76);
// RS=1, next byte is data
i2c_write(0x40);
// Write the character at address 0, which is the previously defined Euro currency
// character
i2c_write(0x00);
i2c_stop();
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
64 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
17. Bare die outline
%DUHGLHEXPSV
3&)'8*
$0
=
$0
'
[
\
;
<
$0
$0
3&
(
H
H
$
E
E
$
/
GHWDLO;
GHWDLO<
GHWDLO=
PP
VFDOH
SFIGXJBGR
2XWOLQH
YHUVLRQ
5HIHUHQFHV
,(&
-('(&
-(,7$
(XURSHDQ
SURMHFWLRQ
,VVXHGDWH
3&)'8*
Fig 42. Bare die outline of PCF21219
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
65 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 46. Dimensions of PCF21219
Original dimensions are in mm.
Unit (mm)
A
max
nom
A1
b
b1
D
E
e
e1
L
0.05
0.1
7.6
1.7
0.07
0.35
0.09
0.0225
0.38
min
0.0175
0.0125
Table 47. Pin location
All X and Y coordinates are referenced to the center of the chip (dimensions in m).
PCF21219
Product data sheet
Symbol
Pin
X
Y
Description
VDD1
1
+745
274
logic supply voltage 1
VDD1
2
+745
204
VDD1
3
+745
134
VDD1
4
+745
64
VDD1
5
+745
+6
VDD1
6
+745
+76
VDD2
7
+745
+146
VDD2
8
+745
+216
VDD2
9
+745
+286
VDD2
10
+745
+356
VDD2
11
+745
+426
VDD2
12
+745
+496
VDD2
13
+745
+566
VDD2
14
+745
+636
VDD3
15
+745
+706
VDD3
16
+745
+776
VDD3
17
+745
+846
VDD3
18
+745
+916
E
19
+745
+986
data bus clock input
T1
20
+745
+1196
test pin 1
T2
21
+745
+1406
test pin 2
VSS1
22
+745
+1616
ground 1
VSS1
23
+745
+1686
VSS1
24
+745
+1756
VSS1
25
+745
+1826
VSS1
26
+745
+1896
VSS1
27
+745
+1966
VSS1
28
+745
+2036
VSS1
29
+745
+2106
VLCD generator supply voltage 2
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
66 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 47. Pin location …continued
All X and Y coordinates are referenced to the center of the chip (dimensions in m).
PCF21219
Product data sheet
Symbol
Pin
X
Y
Description
VSS2
30
+745
+2176
ground 2
VSS2
31
+745
+2246
VSS2
32
+745
+2316
VSS2
33
+745
+2386
VSS2
34
+745
+2456
VSS2
35
+745
+2666
VLCDSENSE
36
+745
+2736
input for voltage multiplier regulation
VLCDOUT
37
+745
+2806
VLCD output
VLCDOUT
38
+745
+2876
VLCDOUT
39
+745
+2946
VLCDOUT
40
+745
+3016
VLCDOUT
41
+745
+3086
VLCDOUT
42
+745
+3156
VLCDOUT
43
+745
+3226
VLCDIN
44
+745
+3296
VLCDIN
45
+745
+3366
VLCDIN
46
+745
+3436
VLCDIN
47
+745
+3506
VLCDIN
48
+745
+3576
VLCDIN
49
+745
+3646
dummy
50
745
+3576
dummy
R8
51
745
+3506
LCD row driver output
R7
52
745
+3436
R6
53
745
+3366
R5
54
745
+3296
R4
55
745
+3226
R3
56
745
+3156
R2
57
745
+3086
R1
58
745
+3016
R17
59
745
+2946
C80
60
745
+2876
C79
61
745
+2806
C78
62
745
+2736
C77
63
745
+2666
C76
64
745
+2596
C75
65
745
+2526
C74
66
745
+2456
C73
67
745
+2386
C72
68
745
+2316
C71
69
745
+2246
VLCD output
input for generation of LCD bias levels
LCD column driver output
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
67 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 47. Pin location …continued
All X and Y coordinates are referenced to the center of the chip (dimensions in m).
PCF21219
Product data sheet
Symbol
Pin
X
Y
Description
C70
70
745
+2176
LCD column driver output
C69
71
745
+2106
C68
72
745
+2036
C67
73
745
+1966
C66
74
745
+1896
C65
75
745
+1756
C64
76
745
+1686
C63
77
745
+1616
C62
78
745
+1546
C61
79
745
+1476
C60
80
745
+1406
C59
81
745
+1336
C58
82
745
+1266
C57
83
745
+1196
C56
84
745
+1126
C55
85
745
+1056
C54
86
745
+986
C53
87
745
+916
C52
88
745
+846
C51
89
745
+776
C50
90
745
+706
C49
91
745
+636
C48
92
745
+566
C47
93
745
+496
C46
94
745
+426
C45
95
745
+356
C44
96
745
+286
C43
97
745
+216
C42
98
745
+146
C41
99
745
+76
R17DUP
100
745
+6
LCD row driver output
C40
101
745
64
LCD column driver output
C39
102
745
134
C38
103
745
204
C37
104
745
274
C36
105
745
344
C35
106
745
414
C34
107
745
484
C33
108
745
554
C32
109
745
624
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
68 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 47. Pin location …continued
All X and Y coordinates are referenced to the center of the chip (dimensions in m).
PCF21219
Product data sheet
Symbol
Pin
X
Y
Description
C31
110
745
694
LCD column driver output
C30
111
745
764
C29
112
745
834
C28
113
745
904
C27
114
745
974
C26
115
745
1044
C25
116
745
1114
C24
117
745
1184
C23
118
745
1254
C22
119
745
1324
C21
120
745
1394
C20
121
745
1464
C19
122
745
1534
C18
123
745
1604
C17
124
745
1674
C16
125
745
1744
C15
126
745
1884
C14
127
745
1954
C13
128
745
2024
C12
129
745
2094
C11
130
745
2164
C10
131
745
2234
C9
132
745
2304
C8
133
745
2374
C7
134
745
2444
C6
135
745
2514
C5
136
745
2584
C4
137
745
2654
C3
138
745
2724
C2
139
745
2794
C1
140
745
2864
R18
141
745
2934
R9
142
745
3004
R10
143
745
3074
R11
144
745
3144
R12
145
745
3214
R13
146
745
3284
R14
147
745
3354
R15
148
745
3424
R16
149
745
3494
LCD row driver output
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
69 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 47. Pin location …continued
All X and Y coordinates are referenced to the center of the chip (dimensions in m).
Symbol
Pin
X
Y
Description
dummy
150
745
3704
dummy
SCL
151
+745
3704
I2C-bus serial clock input
SCL
152
+745
3634
T3
153
+745
3494
test pin 3
POR
154
+745
3424
external Power-On Reset (POR) input
PD
155
+745
3214
power-down mode select input
SDA
156
+745
3004
I2C-bus serial data input/output
SDA
157
+745
2934
R/W
158
+745
2584
read/write input
RS
159
+745
2374
register select input
DB0
160
+745
2164
8-bit bidirectional data bus; bit 0
DB1
161
+745
1954
8-bit bidirectional data bus; bit 1
DB2
162
+745
1744
8-bit bidirectional data bus; bit 2
DB3/SA0
163
+745
1534
8-bit bidirectional data bus; bit 3
DB4
164
+745
1324
8-bit bidirectional data bus; bit 4
DB5
165
+745
1114
8-bit bidirectional data bus; bit 5
DB6
166
+745
904
8-bit bidirectional data bus; bit 6
DB7
167
+745
694
8-bit bidirectional data bus; bit 7
OSC
168
+745
484
oscillator or external clock input
Table 48. Alignment mark location
All X and Y coordinates are referenced to the center of the chip (dimensions in m).
Symbol
Pin
X
Y
AM1
-
+745
2689
AM2
-
+745
+2561
AM3
-
745
+3681
AM4
-
745
3599
18. Handling information
All input and output pins are protected against ElectroStatic Discharge (ESD) under
normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that
all normal precautions are taken as described in JESD625-A, IEC 61340-5 or equivalent
standards.
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
70 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
19. Packing information
19.1 Packing information on the tray
-
$
+
%
$
$
[
;
.
)
GLH
(
GHWDLO;
'
\
\
*
[
)
(
&
2
1
/
0
6(&7,21$$
<
'LPHQVLRQVLQPP
GHWDLO<
DDD
Schematic drawing, not drawn to scale. For dimensions see Table 49. Tray has pockets on both, front side and back side.
Fig 43. Details of the 3 inch tray
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
71 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Table 49. Specification of 3 inch tray details
Tray details are shown in Figure 43. Nominal values without production tolerances.
Tray details
Dimensions
A
B
C
D
E
F
G
H
J
K
L
M
N
O
Unit
9.5
3.0
7.69
1.81
76.0
68.0
57.0
6.5
9.5
63
4.2
2.6
3.2
0.50
mm
Number of pockets
x direction
y direction
7
22
PDUNLQJFRGH
DDM
The orientation of the IC in a pocket is indicated by the position of the IC type name on the die
surface with respect to the chamfer on the upper right corner of the tray. Refer to Figure 42 on
page 65 for the orientating and position of the type name on the die surface.
Fig 44. Die alignment in the 3 inch tray
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
72 of 82
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
NXP Semiconductors
PCF21219
Product data sheet
20. Appendix
20.1 LCD character driver selection
Table 50. Selection of LCD character drivers
All character drivers are bare die with gold bumps.
Type name
Number of
Lines
1
2
Character VDD1 (V)
Icons set
VDD2 (V)
VLCD (V)
ffr (Hz)
4
VLCD (V) VLCD (V)
Tamb (C)
charge temperature
pump
compensat.
Interface AECQ100
Characters
Rev. 1 — 14 January 2014
All information provided in this document is subject to legal disclaimers.
12
-
120
A
1.8 to 5.5 2.2 to 4
2.2 to 6.5 95
Y
Y
40 to 85
I2C,
parallel
N
PCF2113DU
24
12
-
120
D
1.8 to 5.5 2.2 to 4
2.2 to 6.5 95
Y
Y
40 to 85
I2C,
parallel
N
PCF2113EU
24
12
-
120
E
1.8 to 5.5 2.2 to 4
2.2 to 6.5 95
Y
Y
40 to 85
I2C,
parallel
N
PCF2113WU
24
12
-
120
W
1.8 to 5.5 2.2 to 4
2.2 to 6.5 95
Y
Y
40 to 85
I2C,
parallel
N
PCF2116AU
24
24
12
-
A
2.5 to 6
2.5 to 6
3.5 to 9
65
Y
N
40 to 85
I2C,
parallel
N
PCF2116CU
24
24
12
-
C
2.5 to 6
2.5 to 6
3.5 to 9
65
Y
N
40 to 85
I2C,
parallel
N
PCF2119AU
32
16
-
160
A
1.5 to 5.5 2.2 to 4
2.2 to 6.5 95
Y
Y
40 to 85
I2C,
parallel
N
PCF2119DU
32
16
-
160
S
1.5 to 5.5 2.2 to 4
2.2 to 6.5 95
Y
Y
40 to 85
I2C,
parallel
N
PCF2119FU
32
16
-
160
F
1.5 to 5.5 2.2 to 4
2.2 to 6.5 95
Y
Y
40 to 85
I2C,
parallel
N
PCF2119IU
32
16
-
160
I
1.5 to 5.5 2.2 to 4
2.2 to 6.5 95
Y
Y
40 to 85
I2C,
parallel
N
PCF2119RU
32
16
-
160
R
1.5 to 5.5 2.2 to 4
2.2 to 6.5 95
Y
Y
40 to 85
I2C,
parallel
N
PCF2119SU
32
16
-
160
S
1.5 to 5.5 2.2 to 4
2.2 to 6.5 95
Y
Y
40 to 85
I2C,
parallel
N
PCF21219DUGR
32
16
-
160
R
2.5 to 5.5 2.5 to 4
2.5 to 6.5 220
Y
Y
40 to 85
I2C,
parallel
N
PCF21219
24
LCD driver for character displays
73 of 82
© NXP B.V. 2014. All rights reserved.
PCF2113AU
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Type name
Number of
Lines
1
2
Character VDD1 (V)
Icons set
VDD2 (V)
VLCD (V)
ffr (Hz)
4
VLCD (V) VLCD (V)
Tamb (C)
charge temperature
pump
compensat.
NXP Semiconductors
PCF21219
Product data sheet
Table 50. Selection of LCD character drivers …continued
All character drivers are bare die with gold bumps.
Interface AECQ100
Characters
PCF2117DUGR
PCA2117DUGR
40
40
20
20
-
200
200
R
R
2.5 to 5.5 2.5 to 5.5 4 to 16
2.5 to 5.5 2.5 to 5.5 4 to 16
45 to 360[1] Y
45 to
360[1]
360[1]
Y
Y
40 to 85
I2C, SPI
N
Y
40 to 105
I2C,
SPI
Y
I2C,
PCF2117DUGS
40
20
-
200
S
2.5 to 5.5 2.5 to 5.5 4 to 16
45 to
Y
Y
40 to 85
SPI
N
PCA2117DUGS
40
20
-
200
S
2.5 to 5.5 2.5 to 5.5 4 to 16
45 to 360[1] Y
Y
40 to 105 I2C, SPI
Y
[1]
Can be selected by command.
Rev. 1 — 14 January 2014
All information provided in this document is subject to legal disclaimers.
PCF21219
LCD driver for character displays
74 of 82
© NXP B.V. 2014. All rights reserved.
PCF21219
NXP Semiconductors
LCD driver for character displays
21. Abbreviations
Table 51.
Acronym
PCF21219
Product data sheet
Abbreviations
Description
CGRAM
Character Generator RAM
CGROM
Character Generator ROM
CMOS
Complementary Metal-Oxide Semiconductor
COG
Chip-On-Glass
DC
Direct Current
DDRAM
Display Data RAM
HBM
Human Body Model
I2C
Inter-Integrated Circuit
IC
Integrated Circuit
ITO
Indium Tin Oxide
LCD
Liquid Crystal Display
LSB
Least Significant Bit
MM
Machine Model
MSB
Most Significant Bit
MUX
Multiplexer
PCB
Printed-Circuit Board
PI
Polyimide
POR
Power-On Reset
RAM
Random Access Memory
RMS
Root Mean Square
ROM
Read Only Memory
SCL
Serial CLock line
SDA
Serial DAta line
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
75 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
22. References
[1]
AN10170 — Design guidelines for COG modules with NXP monochrome LCD
drivers
[2]
AN10706 — Handling bare die
[3]
AN10853 — ESD and EMC sensitivity of IC
[4]
AN11267 — EMC and system level ESD design guidelines for LCD drivers
[5]
IEC 60134 — Rating systems for electronic tubes and valves and analogous
semiconductor devices
[6]
IEC 61340-5 — Protection of electronic devices from electrostatic phenomena
[7]
JESD22-A114 — Electrostatic Discharge (ESD) Sensitivity Testing Human Body
Model (HBM)
[8]
JESD22-A115 — Electrostatic Discharge (ESD) Sensitivity Testing Machine Model
(MM)
[9]
JESD78 — IC Latch-Up Test
[10] JESD625-A — Requirements for Handling Electrostatic-Discharge-Sensitive
(ESDS) Devices
[11] UM10204 — I2C-bus specification and user manual
[12] UM10569 — Store and transport requirements
23. Revision history
Table 52.
Revision history
Document ID
Release date
Data sheet status
Change notice
Supersedes
PCF21219 v.1
20140114
Product data sheet
-
-
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
76 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
24. Legal information
24.1 Data sheet status
Document status[1][2]
Product status[3]
Definition
Objective [short] data sheet
Development
This document contains data from the objective specification for product development.
Preliminary [short] data sheet
Qualification
This document contains data from the preliminary specification.
Product [short] data sheet
Production
This document contains the product specification.
[1]
Please consult the most recently issued document before initiating or completing a design.
[2]
The term ‘short data sheet’ is explained in section “Definitions”.
[3]
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
24.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
24.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
PCF21219
Product data sheet
Suitability for use — NXP Semiconductors products are not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconductors products in such equipment or
applications and therefore such inclusion and/or use is at the customer’s own
risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
77 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested
in accordance with automotive testing or application requirements. NXP
Semiconductors accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer
(a) shall use the product without NXP Semiconductors’ warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
NXP Semiconductors’ specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond NXP Semiconductors’
standard warranty and NXP Semiconductors’ product specifications.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Bare die — All die are tested on compliance with their related technical
specifications as stated in this data sheet up to the point of wafer sawing and
are handled in accordance with the NXP Semiconductors storage and
transportation conditions. If there are data sheet limits not guaranteed, these
will be separately indicated in the data sheet. There are no post-packing tests
performed on individual die or wafers.
NXP Semiconductors has no control of third party procedures in the sawing,
handling, packing or assembly of the die. Accordingly, NXP Semiconductors
assumes no liability for device functionality or performance of the die or
systems after third party sawing, handling, packing or assembly of the die. It
is the responsibility of the customer to test and qualify their application in
which the die is used.
All die sales are conditioned upon and subject to the customer entering into a
written die sale agreement with NXP Semiconductors through its legal
department.
24.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
I2C-bus — logo is a trademark of NXP B.V.
25. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: [email protected]
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
78 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
26. Tables
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10.
Table 11.
Table 12.
Table 13.
Table 14.
Table 15.
Table 16.
Table 17.
Table 18.
Table 19.
Table 20.
Table 21.
Table 22.
Table 23.
Table 24.
Table 25.
Table 26.
Table 27.
Table 28.
Table 29.
Table 30.
Table 31.
Table 32.
Table 33.
Table 34.
Table 35.
Table 36.
Table 37.
Table 38.
Table 39.
Table 40.
Table 41.
Table 42.
Table 43.
Table 44.
Table 45.
Table 46.
Ordering information . . . . . . . . . . . . . . . . . . . . .3
Ordering options . . . . . . . . . . . . . . . . . . . . . . . . .3
Marking codes . . . . . . . . . . . . . . . . . . . . . . . . . .3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . .6
State after reset . . . . . . . . . . . . . . . . . . . . . . . . .9
Values of VA and VB and the corresponding
VLCD values . . . . . . . . . . . . . . . . . . . . . . . . . . .10
Bias levels as a function of multiplex rate . . . .12
Address space and wrap-around operation . . .18
Instruction set for I2C-bus commands . . . . . . .22
Control byte bit description . . . . . . . . . . . . . . .22
Register access selection . . . . . . . . . . . . . . . . .23
Instruction register overview . . . . . . . . . . . . . .24
Function_set bit description . . . . . . . . . . . . . . .25
BF_AC bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
Read_data bit description . . . . . . . . . . . . . . . .26
Write_data bit description . . . . . . . . . . . . . . . .26
Clear_display bit description . . . . . . . . . . . . . .27
Return_home bit description . . . . . . . . . . . . . .27
Entry_mode_set bit description . . . . . . . . . . . .28
Display_ctl bit description . . . . . . . . . . . . . . . .28
Curs_disp_shift bit description . . . . . . . . . . . . .29
Set_CGRAM bit description . . . . . . . . . . . . . . .30
Set_DDRAM bit description . . . . . . . . . . . . . . .30
Screen_conf bit description . . . . . . . . . . . . . . .31
Disp_conf bit description . . . . . . . . . . . . . . . . .31
Icon_ctl bit description . . . . . . . . . . . . . . . . . . .33
Normal/icon mode operation . . . . . . . . . . . . . .33
Temp_ctl bit description . . . . . . . . . . . . . . . . . .34
TC[1:0] selection of VLCD temperature
coefficient . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
HV_gen bit description . . . . . . . . . . . . . . . . . .34
Voltage multiplier control bits . . . . . . . . . . . . . .34
VLCD_set bit description . . . . . . . . . . . . . . . . .35
I2C slave address byte . . . . . . . . . . . . . . . . . . .39
Device protection circuits . . . . . . . . . . . . . . . . .42
Limiting values . . . . . . . . . . . . . . . . . . . . . . . . .43
Static characteristics . . . . . . . . . . . . . . . . . . . .44
Dynamic characteristics . . . . . . . . . . . . . . . . . .46
Reducing current consumption . . . . . . . . . . . .51
4-bit operation, 1-line display example;
using external reset (character set ‘A’) . . . . . .55
8-bit operation, 1-line display example;
using external reset (character set ‘A’) . . . . . .55
8-bit operation, 1-line display and icon
example; using external
reset (character set ‘A’) . . . . . . . . . . . . . . . . . .57
8-bit operation, 2-line display example;
using external reset (character set ‘A’) . . . . . .58
Example of I2C-bus operation; 1-line display
(using external reset, assuming
pin SA0 = VSS)[1] . . . . . . . . . . . . . . . . . . . . . . .59
Initialization by instruction, 8-bit interface ([1]) .60
Initialization by instruction, 4-bit interface; not
applicable for I2C-bus operation . . . . . . . . . . .62
Dimensions of PCF21219 . . . . . . . . . . . . . . . .66
PCF21219
Product data sheet
Table 47.
Table 48.
Table 49.
Table 50.
Table 51.
Table 52.
Pin location . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Alignment mark location . . . . . . . . . . . . . . . . . 70
Specification of 3 inch tray details . . . . . . . . . . 72
Selection of LCD character drivers . . . . . . . . . 73
Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 75
Revision history . . . . . . . . . . . . . . . . . . . . . . . . 76
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
79 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
27. Figures
Fig 1.
Fig 2.
Fig 3.
Fig 4.
Fig 5.
Fig 6.
Fig 7.
Fig 8.
Fig 9.
Fig 10.
Fig 11.
Fig 12.
Fig 13.
Fig 14.
Fig 15.
Fig 16.
Fig 17.
Fig 18.
Fig 19.
Fig 20.
Fig 21.
Fig 22.
Fig 23.
Fig 24.
Fig 25.
Fig 26.
Fig 27.
Fig 28.
Fig 29.
Fig 30.
Fig 31.
Fig 32.
Fig 33.
Fig 34.
Fig 35.
Fig 36.
Fig 37.
Fig 38.
Block diagram of PCF21219 . . . . . . . . . . . . . . . . .4
Pinning diagram of PCF21219. . . . . . . . . . . . . . . .5
Electro-optical characteristic: relative transmission
curve of the liquid. . . . . . . . . . . . . . . . . . . . . . . . .13
Waveforms for the 1:18 multiplex drive mode
with 5 bias levels; character mode. . . . . . . . . . . .14
Waveforms for the 1:9 multiplex drive mode with 5
bias levels; character mode, R9 to R16 and
R18 open . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
Waveforms for the 1:2 multiplex drive mode
with 4 bias levels; icon mode . . . . . . . . . . . . . . . .16
DDRAM to display mapping: no shift . . . . . . . . . .17
DDRAM to display mapping: right shift . . . . . . . .17
DDRAM to display mapping: left shift . . . . . . . . .18
Character set ‘R’ in CGROM . . . . . . . . . . . . . . . .19
Relationship between CGRAM addresses,
data and display patterns. . . . . . . . . . . . . . . . . . .20
Cursor display example . . . . . . . . . . . . . . . . . . . .21
Example of displays with icons . . . . . . . . . . . . . .21
Use of bit P . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32
Use of bit Q . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32
Use of bit P and bit Q. . . . . . . . . . . . . . . . . . . . . .32
CGRAM to icon mapping . . . . . . . . . . . . . . . . . . .33
4-bit transfer example . . . . . . . . . . . . . . . . . . . . .36
An example of 4-bit data transfer timing
sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .37
Example of busy flag checking timing sequence .37
System configuration . . . . . . . . . . . . . . . . . . . . . .38
Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38
Definition of START and STOP conditions. . . . . .38
Acknowledgement on the I2C-bus . . . . . . . . . . . .39
Master transmits to slave receiver; write mode . .40
Master reads after setting word address; writes
word address, set RS; Read_data . . . . . . . . . . . .40
Master reads slave immediately after first byte;
read mode (RS previously defined) . . . . . . . . . . .41
Parallel bus write operation sequence; writing
data from microcontroller to PCF21219 . . . . . . . .47
Parallel bus read operation sequence; writing
data from PCF21219 to microcontroller . . . . . . . .47
I2C-bus timing diagram . . . . . . . . . . . . . . . . . . . .48
Recommended VDD connections for internal
VLCD generation . . . . . . . . . . . . . . . . . . . . . . . . . .49
Recommended VLCD connections for internal
VLCD generation . . . . . . . . . . . . . . . . . . . . . . . . . .49
Recommended VDD connections for external
VLCD generation . . . . . . . . . . . . . . . . . . . . . . . . . .50
Recommended VLCD connections for external
VLCD generation . . . . . . . . . . . . . . . . . . . . . . . . . .50
Typical charge pump characteristics (b),
VDD = 2.7 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . .51
Typical charge pump characteristics (c),
VDD = 4.0 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . .52
Typical application using parallel interface,
4 or 8 bit bus possible . . . . . . . . . . . . . . . . . . . . .52
Application using I2C-bus interface . . . . . . . . . . .53
PCF21219
Product data sheet
Fig 39. Connecting PCF21219 with 2  16 character
LCD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Fig 40. Connecting PCF21219 with 1  32 character
LCD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Fig 41. User defined euro currency sign . . . . . . . . . . . . . 63
Fig 42. Bare die outline of PCF21219 . . . . . . . . . . . . . . . 65
Fig 43. Details of the 3 inch tray . . . . . . . . . . . . . . . . . . . 71
Fig 44. Die alignment in the 3 inch tray. . . . . . . . . . . . . . 72
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
80 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
28. Contents
1
General description . . . . . . . . . . . . . . . . . . . . . . 1
2
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
3
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
4
Ordering information . . . . . . . . . . . . . . . . . . . . . 3
4.1
Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 3
5
Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
6
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4
7
Pinning information . . . . . . . . . . . . . . . . . . . . . . 5
7.1
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
7.2
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 6
8
Functional description . . . . . . . . . . . . . . . . . . . 8
8.1
Oscillator and timing generator. . . . . . . . . . . . . 8
8.1.1
Timing generator. . . . . . . . . . . . . . . . . . . . . . . . 8
8.1.2
Internal clock . . . . . . . . . . . . . . . . . . . . . . . . . . 8
8.1.3
External clock . . . . . . . . . . . . . . . . . . . . . . . . . . 8
8.2
Reset function and Power-On Reset (POR) . . . 8
8.3
Power-down mode . . . . . . . . . . . . . . . . . . . . . . 9
8.4
LCD supply voltage generator . . . . . . . . . . . . 10
8.4.1
Programming ranges . . . . . . . . . . . . . . . . . . . 10
8.5
LCD bias voltage generator . . . . . . . . . . . . . . 11
8.5.1
Electro-optical performance . . . . . . . . . . . . . . 12
8.6
LCD row and column drivers . . . . . . . . . . . . . 13
9
Display data RAM and ROM . . . . . . . . . . . . . . 17
9.1
DDRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
9.2
CGROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
9.3
CGRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
9.4
Cursor control circuit. . . . . . . . . . . . . . . . . . . . 21
10
Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
10.1
Data register . . . . . . . . . . . . . . . . . . . . . . . . . . 23
10.2
Instruction register . . . . . . . . . . . . . . . . . . . . . 23
10.2.1
Basic instructions (bit H = 0 or 1) . . . . . . . . . . 25
10.2.1.1 Function_set . . . . . . . . . . . . . . . . . . . . . . . . . . 25
10.2.1.2 BF_AC instructions . . . . . . . . . . . . . . . . . . . . . 25
10.2.1.3 Read_data . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
10.2.1.4 Write_data . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
10.2.2
Standard instructions (bit H = 0) . . . . . . . . . . . 27
10.2.2.1 Clear_display . . . . . . . . . . . . . . . . . . . . . . . . . 27
10.2.2.2 Return_home . . . . . . . . . . . . . . . . . . . . . . . . . 27
10.2.2.3 Entry_mode_set . . . . . . . . . . . . . . . . . . . . . . . 28
10.2.2.4 Display_ctl instructions . . . . . . . . . . . . . . . . . . 28
10.2.2.5 Curs_disp_shift . . . . . . . . . . . . . . . . . . . . . . . . 29
10.2.2.6 Set_CGRAM . . . . . . . . . . . . . . . . . . . . . . . . . . 30
10.2.2.7 Set_DDRAM . . . . . . . . . . . . . . . . . . . . . . . . . . 30
10.2.3
Extended instructions (bit H = 1) . . . . . . . . . . 31
10.2.3.1 Screen_conf . . . . . . . . . . . . . . . . . . . . . . . . . . 31
10.2.3.2 Disp_conf . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
10.2.3.3 Icon_ctl. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
10.2.3.4 Temp_ctl. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
10.2.3.5 HV_gen . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
10.2.3.6 VLCD_set. . . . . . . . . . . . . . . . . . . . . . . . . . . .
11
Basic architecture . . . . . . . . . . . . . . . . . . . . . .
11.1
Parallel interface . . . . . . . . . . . . . . . . . . . . . .
11.2
I2C-bus interface . . . . . . . . . . . . . . . . . . . . . .
11.2.1
I2C-bus protocol . . . . . . . . . . . . . . . . . . . . . . .
11.2.2
I2C-bus definitions . . . . . . . . . . . . . . . . . . . . .
11.3
Safety notes . . . . . . . . . . . . . . . . . . . . . . . . . .
12
Internal circuitry . . . . . . . . . . . . . . . . . . . . . . .
13
Limiting values . . . . . . . . . . . . . . . . . . . . . . . .
14
Static characteristics . . . . . . . . . . . . . . . . . . .
15
Dynamic characteristics. . . . . . . . . . . . . . . . .
16
Application information . . . . . . . . . . . . . . . . .
16.1
General application information . . . . . . . . . . .
16.2
Power supply connections for internal VLCD
generation . . . . . . . . . . . . . . . . . . . . . . . . . . .
16.3
Power supply connections for external VLCD
generation . . . . . . . . . . . . . . . . . . . . . . . . . . .
16.4
Information about VLCD connections . . . . . . .
16.5
Reducing current consumption . . . . . . . . . . .
16.6
Charge pump characteristics . . . . . . . . . . . . .
16.7
Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . .
16.8
Connections with LCD modules. . . . . . . . . . .
16.9
4-bit operation, 1-line display using
external reset . . . . . . . . . . . . . . . . . . . . . . . . .
16.10
8-bit operation, 1-line display using
external reset . . . . . . . . . . . . . . . . . . . . . . . . .
16.11
8-bit operation, 2-line display . . . . . . . . . . . . .
16.12
I2C-bus operation, 1-line display . . . . . . . . . .
16.13
Initialization . . . . . . . . . . . . . . . . . . . . . . . . . .
16.14
User defined characters and symbols . . . . . .
17
Bare die outline . . . . . . . . . . . . . . . . . . . . . . . .
18
Handling information . . . . . . . . . . . . . . . . . . .
19
Packing information . . . . . . . . . . . . . . . . . . . .
19.1
Packing information on the tray . . . . . . . . . . .
20
Appendix . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
20.1
LCD character driver selection. . . . . . . . . . . .
21
Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . .
22
References. . . . . . . . . . . . . . . . . . . . . . . . . . . .
23
Revision history . . . . . . . . . . . . . . . . . . . . . . .
24
Legal information . . . . . . . . . . . . . . . . . . . . . .
24.1
Data sheet status . . . . . . . . . . . . . . . . . . . . . .
24.2
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . .
33
34
34
35
36
36
38
39
39
41
42
43
44
46
49
49
49
50
50
50
51
52
53
55
55
57
58
60
63
65
70
71
71
73
73
75
76
76
77
77
77
continued >>
PCF21219
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 January 2014
© NXP B.V. 2014. All rights reserved.
81 of 82
PCF21219
NXP Semiconductors
LCD driver for character displays
24.3
24.4
25
26
27
28
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . .
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . .
Contact information. . . . . . . . . . . . . . . . . . . . .
Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
77
78
78
79
80
81
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP B.V. 2014.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: [email protected]
Date of release: 14 January 2014
Document identifier: PCF21219
Similar pages