SOLOMON SYSTECH SEMICONDUCTOR TECHNICAL DATA SSD1963 Product Preview 1215KB Embedded Display SRAM LCD Display Controller This document contains information on a product under development. Solomon Systech reserves the right to change or discontinue this product without notice. http://www.solomon-systech.com SSD1963 Rev 0.20 P 1/86 Dec 2008 Copyright © 2008 Solomon Systech Limited Appendix: IC Revision history of SSD1963 Specification Version 0.10 21-Nov-08 0.10 08-Dec-08 Change Items Effective Date 24-Nov-08 1st Release Changed the set_pll_mnk to set_pll_mn in section 7.2 Change register name in section 8 Removed ABC Revised description for REG 0x00, 0x01, 0x0C, 0x0D, 0x0E, 0x10, 0x11, 0x21, 0x26, 0x28, 0x2A, 0x2B, 0x2C, 0x2E, 0x33, 0x34, 0x35, 0x36, 0x37, 0x3A, 0x3C, 0x3E, 0x44, 0x45, 0xA1, 0xB0, 0xB1, 0xB4, 0xB5, 0xB6, 0xB7, 0xB8, 0xB9, 0xBE, 0xBF, 0xD0, 0xD1, 0xD4, 0xE5. Added max VIH in Table 12-1 Added Table 9-1 Added Table 11-1 Revised Figure 9-19 Revised Figure 14-2 Revised Figure 13-4 Corrected typo for Table 7-2 Revised test condition for 12 and 13 Solomon Systech Dec 2008 P 2/86 10-Dec-08 Rev 0.20 SSD1963 CONTENTS 1 GENERAL DESCRIPTION ....................................................................................................... 8 2 FEATURES................................................................................................................................... 8 3 ORDERING INFORMATION ................................................................................................... 8 4 BLOCK DIAGRAM .................................................................................................................... 9 5 PIN ARRANGEMENT.............................................................................................................. 10 5.1 5.2 80 PIN TFBGA.....................................................................................................................................................10 128 PIN LQFP ......................................................................................................................................................11 6 PIN DESCRIPTIONS ................................................................................................................ 13 7 FUNCTIONAL BLOCK DESCRIPTIONS ............................................................................ 16 7.1 MCU INTERFACE .................................................................................................................................................16 7.1.1 6800 Mode ..................................................................................................................................................16 7.1.2 8080 Mode ..................................................................................................................................................16 7.1.3 Register Pin Mapping .................................................................................................................................16 7.1.4 Pixel Data Format ......................................................................................................................................16 7.1.5 Tearing Effect Signal (TE) ..........................................................................................................................17 7.2 SYSTEM CLOCK ...................................................................................................................................................17 7.3 FRAME BUFFER....................................................................................................................................................18 7.4 SYSTEM CLOCK AND RESET MANAGER ...............................................................................................................18 7.5 LCD CONTROLLER ..............................................................................................................................................19 7.5.1 Display Format ...........................................................................................................................................19 7.5.2 General Purpose Input/Output (GPIO) ......................................................................................................19 8 COMMAND TABLE ................................................................................................................. 20 9 COMMAND DESCRIPTIONS................................................................................................. 23 9.1 9.2 9.3 9.4 9.5 9.6 9.7 9.8 9.9 9.10 9.11 9.12 9.13 9.14 9.15 9.16 9.17 9.18 9.19 9.20 9.21 9.22 9.23 9.24 SSD1963 NO OPERATION ....................................................................................................................................................23 SOFTWARE RESET ................................................................................................................................................23 GET POWER MODE ..............................................................................................................................................23 GET ADDRESS MODE ...........................................................................................................................................24 GET PIXEL FORMAT .............................................................................................................................................24 GET DISPLAY MODE.............................................................................................................................................25 GET SIGNAL MODE ..............................................................................................................................................25 ENTER SLEEP MODE ............................................................................................................................................26 EXIT SLEEP MODE ...............................................................................................................................................26 ENTER PARTIAL MODE ........................................................................................................................................26 ENTER NORMAL MODE........................................................................................................................................27 EXIT INVERT MODE .............................................................................................................................................27 ENTER INVERT MODE ..........................................................................................................................................27 SET GAMMA CURVE ............................................................................................................................................28 SET DISPLAY OFF ................................................................................................................................................28 SET DISPLAY ON .................................................................................................................................................28 SET COLUMN ADDRESS .......................................................................................................................................29 SET PAGE ADDRESS .............................................................................................................................................29 WRITE MEMORY START ......................................................................................................................................30 READ MEMORY START ........................................................................................................................................31 SET PARTIAL AREA..............................................................................................................................................31 SET SCROLL AREA ...............................................................................................................................................33 SET TEAR OFF .....................................................................................................................................................35 SET TEAR ON.......................................................................................................................................................35 Rev 0.20 P 3/86 Dec 2008 Solomon Systech 9.25 9.26 9.27 9.28 9.29 9.30 9.31 9.32 9.33 9.34 9.35 9.36 9.37 9.38 9.39 9.40 9.41 9.42 9.43 9.44 9.45 9.46 9.47 9.48 9.49 9.50 9.51 9.52 9.53 9.54 9.55 9.56 9.57 9.58 9.59 9.60 9.61 9.62 9.63 9.64 9.65 9.66 9.67 9.68 9.69 9.70 9.71 9.72 9.73 9.74 9.75 9.76 9.77 SET ADDRESS MODE ...........................................................................................................................................35 SET SCROLL START .............................................................................................................................................38 EXIT IDLE MODE .................................................................................................................................................39 ENTER IDLE MODE ..............................................................................................................................................39 SET PIXEL FORMAT .............................................................................................................................................40 WRITE MEMORY CONTINUE ................................................................................................................................40 READ MEMORY CONTINUE ..................................................................................................................................41 SET TEAR SCANLINE ............................................................................................................................................42 GET TEAR SCANLINE ...........................................................................................................................................42 READ DDB ..........................................................................................................................................................43 SET LCD MODE...................................................................................................................................................43 GET LCD MODE ..................................................................................................................................................45 SET HORIZONTAL PERIOD ....................................................................................................................................46 GET HORIZONTAL PERIOD ...................................................................................................................................47 SET VERTICAL PERIOD ........................................................................................................................................48 GET VERTICAL PERIOD ........................................................................................................................................48 SET GPIO CONFIGURATION .................................................................................................................................49 GET GPIO CONFIGURATION ................................................................................................................................50 SET GPIO VALUE ................................................................................................................................................51 GET GPIO VALUE ...............................................................................................................................................51 SET POST PROC....................................................................................................................................................52 GET POST PROC ...................................................................................................................................................52 SET PWM CONFIGURATION ................................................................................................................................53 GET PWM CONFIGURATION ................................................................................................................................54 SET LCD GEN0....................................................................................................................................................55 GET LCD GEN0 ...................................................................................................................................................56 SET LCD GEN1....................................................................................................................................................57 GET LCD GEN1 ...................................................................................................................................................58 SET LCD GEN2....................................................................................................................................................59 GET LCD GEN2 ...................................................................................................................................................60 SET LCD GEN3....................................................................................................................................................61 GET LCD GEN3 ...................................................................................................................................................62 SET GPIO0 ROP..................................................................................................................................................63 GET GPIO0 ROP .................................................................................................................................................63 SET GPIO1 ROP..................................................................................................................................................64 GET GPIO1 ROP .................................................................................................................................................65 SET GPIO2 ROP..................................................................................................................................................65 GET GPIO2 ROP .................................................................................................................................................66 SET GPIO3 ROP..................................................................................................................................................67 GET GPIO3 ROP .................................................................................................................................................67 SET DBC CONFIGURATION ..................................................................................................................................68 GET DBC CONFIGURATION .................................................................................................................................69 SET DBC THRESHOLD .........................................................................................................................................70 GET DBC THRESHOLD ........................................................................................................................................71 SET PLL ..............................................................................................................................................................71 SET PLL MN .......................................................................................................................................................72 GET PLL MN ......................................................................................................................................................73 GET PLL STATUS ................................................................................................................................................73 SET DEEP SLEEP ..................................................................................................................................................73 SET LSHIFT FREQUENCY....................................................................................................................................74 GET LSHIFT FREQUENCY ...................................................................................................................................74 SET PIXEL DATA INTERFACE ...............................................................................................................................75 GET PIXEL DATA INTERFACE...............................................................................................................................75 10 MAXIMUM RATINGS.......................................................................................................... 76 11 RECOMMENDED OPERATING CONDITIONS ............................................................. 76 11.1 12 POWER-UP SEQUENCE ..........................................................................................................................................76 DC CHARACTERISTICS..................................................................................................... 77 Solomon Systech Dec 2008 P 4/86 Rev 0.20 SSD1963 13 AC CHARACTERISTICS..................................................................................................... 77 13.1 CLOCK TIMING ....................................................................................................................................................77 13.2 MCU INTERFACE TIMING ....................................................................................................................................78 13.2.1 6800 Mode ..................................................................................................................................................78 13.2.2 8080 Mode Write Cycle ..............................................................................................................................79 13.3 LCD INTERFACE TIMING .....................................................................................................................................80 13.4 8-BIT SERIAL INTERFACE .....................................................................................................................................81 14 APPLICATION EXAMPLE.................................................................................................. 82 15 PACKAGE INFORMATION................................................................................................ 84 15.1 15.2 SSD1963 PACKAGE MECHANICAL DRAWING FOR 80 PINS TFBGA ....................................................................................84 PACKAGE MECHANICAL DRAWING FOR 128 PINS LQFP......................................................................................85 Rev 0.20 P 5/86 Dec 2008 Solomon Systech TABLES TABLE 3-1: ORDERING INFORMATION ...................................................................................................................................8 TABLE 5-1: TFBGA PIN ASSIGNMENT TABLE .....................................................................................................................10 TABLE 5-2 : LQFP PIN ASSIGNMENT TABLE .......................................................................................................................12 TABLE 6-1: MCU INTERFACE PIN MAPPING ........................................................................................................................13 TABLE 6-2: LCD INTERFACE PIN MAPPING .........................................................................................................................14 TABLE 6-3: CONTROL SIGNAL PIN MAPPING .......................................................................................................................14 TABLE 6-4: POWER PIN MAPPING ........................................................................................................................................14 TABLE 6-5 : LCD INTERFACE PIN MAPPING ........................................................................................................................15 TABLE 7-1: PIXEL DATA FORMAT .......................................................................................................................................16 TABLE 7-2: FRAME BUFFER SETTINGS REGRADING TO SET_ADDRESS_MODE COMMAND ...................................................18 TABLE 10-1: MAXIMUM RATINGS (VOLTAGE REFERENCED TO VSS) ...................................................................................76 TABLE 12-1 : DC CHARACTERISTICS ...................................................................................................................................77 TABLE 13-1 : CLOCK INPUT REQUIREMENTS FOR CLK (PLL-BYPASS)................................................................................77 TABLE 13-2 : CLOCK INPUT REQUIREMENTS FOR CLK (USING PLL)..................................................................................77 TABLE 13-3 : CLOCK INPUT REQUIREMENTS FOR CRYSTAL OSCILLATOR XTAL (USING PLL) ...........................................77 TABLE 13-4: 6800 MODE TIMING ........................................................................................................................................78 TABLE 13-5: 8080 MODE TIMING ........................................................................................................................................79 Solomon Systech Dec 2008 P 6/86 Rev 0.20 SSD1963 FIGURES FIGURE 4-1: SSD1963 BLOCK DIAGRAM ..............................................................................................................................9 FIGURE 5-1: PINOUT DIAGRAM –TFBGA (TOPVIEW).........................................................................................................10 FIGURE 5-2 : PINOUT DIAGRAM – LQFP (TOPVIEW) ...........................................................................................................11 FIGURE 7-1: RELATIONSHIP BETWEEN TEARING EFFECT SIGNAL AND MCU MEMORY WRITING........................................17 FIGURE 7-2: CLOCK CONTROL DIAGRAM ............................................................................................................................18 FIGURE 7-3: STATE DIAGRAM OF SSD1963.........................................................................................................................19 FIGURE 9-1: EXIT INVERT MODE EXAMPLE ..........................................................................................................................27 FIGURE 9-2: ENTER INVERT MODE EXAMPLE .......................................................................................................................28 FIGURE 9-3: SET COLUMN ADDRESS EXAMPLE ...................................................................................................................29 FIGURE 9-4: SET PAGE ADDRESS EXAMPLE .........................................................................................................................30 FIGURE 9-5: SET PARTIAL AREA WITH SET ADDRESS MODE 0X36 A[4] = 0........................................................................32 FIGURE 9-6: SET PARTIAL AREA WITH SET ADDRESS MODE 0X36 A[4] = 1........................................................................32 FIGURE 9-7: SET PARTIAL AREA WITH SET ADDRESS MODE 0X36 A[4] = 0........................................................................32 FIGURE 9-8: SET PARTIAL AREA WITH SET ADDRESS MODE 0X36 A[4] = 1........................................................................32 FIGURE 9-9: SET SCROLL AREA WITH SET ADDRESS MODE 0X36 A[4] = 0.........................................................................34 FIGURE 9-10: SET SCROLL AREA WITH SET ADDRESS MODE 0X36 A[4] = 1 .......................................................................34 FIGURE 9-11: A[7] PAGE ADDRESS ORDER .........................................................................................................................36 FIGURE 9-12: A[6] COLUMN ADDRESS ORDER ....................................................................................................................36 FIGURE 9-13: A[5] PAGE / COLUMN ADDRESS ORDER ........................................................................................................36 FIGURE 9-14: A[3] RGB ORDER..........................................................................................................................................37 FIGURE 9-15: A[1] FLIP HORIZONTAL .................................................................................................................................37 FIGURE 9-16: A[0] FLIP VERTICAL ......................................................................................................................................38 FIGURE 9-17: SET SCROLL START WITH SET ADDRESS MODE, 0X36 A[4] = 0.....................................................................38 FIGURE 9-18: SET SCROLL START WITH SET ADDRESS MODE, 0X36 A[4] = 1.....................................................................39 FIGURE 9-19: PWM SIGNAL ................................................................................................................................................53 FIGURE 11-1: POWER-UP SEQUENCE ...................................................................................................................................76 FIGURE 13-1: 6800 MODE TIMING DIAGRAM (USE CS# AS CLOCK)....................................................................................78 FIGURE 13-2: 6800 MODE TIMING DIAGRAM (USE E AS CLOCK) ........................................................................................78 FIGURE 13-3: 8080 MODE TIMING DIAGRAM ......................................................................................................................79 FIGURE 13-4: GENERIC TFT PANEL TIMING ........................................................................................................................80 FIGURE 13-5: 8-BIT SERIAL INTERFACE TIMING ..................................................................................................................81 FIGURE 14-1 : APPLICATION CIRCUIT FOR SSD1963 (WITH DIRECT CLOCK INPUT).............................................................82 FIGURE 14-2 : APPLICATION CIRCUIT FOR SSD1963 (WITH CRYSTAL OSCILLATOR INPUT) .................................................83 SSD1963 Rev 0.20 P 7/86 Dec 2008 Solomon Systech 1 GENERAL DESCRIPTION SSD1963 is a display controller of 1215K byte frame buffer to support up to 864 x 480 x 24bit graphics content. It also equips parallel MCU interfaces in different bus width to receive graphics data and command from MCU. Its display interface supports common RAM-less LCD driver of color depth up to 24 bit-perpixel. 2 FEATURES • • • • • • • • 3 Display feature − Built-in 1215K bytes frame buffer. Support up to 864 x 480 at 24bpp display − Support TFT 18/24-bit generic RGB and TTL interface panel − Support 8-bit RGB interface − Hardware rotation of 0, 90, 180, 270 degree − Hardware display mirroring − Hardware windowing − Programmable brightness, contrast and saturation control − Dynamic Backlight Control (DBC) via PWM signal MCU connectivity − 8/9/16/18/24-bit MCU interface − Tearing effect signal I/O Connectivity − 4 GPIO pins Built-in clock generator Deep sleep mode for power saving Core supply power (VDDPLL and VDDD): 1.2V±0.1V I/O supply power(VDDIO): 1.65V to 3.6V LCD interface supply power (VDDLCD): 1.65V to 3.6V ORDERING INFORMATION Table 3-1: Ordering Information Solomon Systech Ordering Part Number Package Form SSD1963G41 TFBGA-80 SSD1963QL9 LQFP-128 Dec 2008 P 8/86 Rev 0.20 SSD1963 4 BLOCK DIAGRAM Figure 4-1: SSD1963 Block Diagram ` SSD1963 Rev 0.20 P 9/86 Dec 2008 Solomon Systech 5 PIN ARRANGEMENT 5.1 80 pin TFBGA Figure 5-1: Pinout Diagram –TFBGA (Topview) Table 5-1: TFBGA Pin Assignment Table Pin # A1 A2 A3 A4 A5 A6 A7 A8 A9 B1 B2 B3 B4 B5 B6 B7 B8 B9 Signal Name LDATA16 LDATA15 GAMAS1 TE LSHIFT GPIO2 GPIO1 GPIO0 VDDLCD LDATA14 LDATA13 GAMAS0 PWM LLINE GPIO3 LDATA20 XTAL_OUT Solomon Systech Pin # C1 C2 C3 C4 C5 C6 C7 C8 C9 D1 D2 D3 D4 D5 D6 D7 D8 D9 Signal Name VDDLCD LDATA12 LDATA11 LDATA10 LDATA9 LDEN LDATA17 LDATA21 XTAL_IN VSS LDATA8 LDATA7 LDATA6 LDATA5 LFRAME LDATA23 LDATA22 VSSPLL Pin # E1 E2 E3 E4 E5 E6 E7 E8 E9 F1 F2 F3 F4 F5 F6 F7 F8 F9 Signal Name LDATA4 LDATA3 LDATA2 LDATA1 VSS VDDD R/W# (WR#) D[4] VDDPLL LDATA18 LDATA19 LDATA0 D[19] VSS VDDD E(RD#) D[3] CLK Pin # G1 G2 G3 G4 G5 G6 G7 G8 G9 H1 H2 H3 H4 H5 H6 H7 H8 H9 Dec 2008 Signal Name D[22] D[23] D[18] D[13] D[10] D[7] D/C# D[2] D[1] D[21] D[17] D[15] D[12] D[9] D[6] CS# CONF D[0] P 10/86 Pin # J1 J2 J3 J4 J5 J6 J7 J8 J9 Rev 0.20 Signal Name D[20] D[16] D[14] D[11] D[8] D[5] RESET# VSS VDDIO SSD1963 5.2 128 pin LQFP D17 D16 VDDIO 97 98 99 100 VDDIO VSS 101 D15 D14 VDDD 102 103 104 D13 105 D12 106 D11 107 VSS VDDIO 108 109 VDDD 110 111 D10 D8 D7 D9 112 113 114 D6 115 D5 116 VSS VDDD VDDIO 117 118 119 120 R/W#(WR#) E(RD#) 121 CS# D/C# 122 123 124 VDDIO VSS 125 CONF VDDD 126 127 128 RESET# Figure 5-2 : Pinout Diagram – LQFP (Topview) VDDD 1 96 VSS VSS 2 95 VDDIO VSS 3 94 VSS VDDIO 4 93 VDDD VSS 5 92 D20 VDDD 6 91 D21 D0 7 90 D22 D1 8 89 D23 D2 9 88 D18 D3 10 87 D19 D4 11 86 LDATA18 VDDIO 12 85 LDATA19 VSS 13 84 VDDLCD VDDD 14 83 VSS CLK 15 82 VDDD 81 LDATA0 VDDIO 16 VSS 17 VDDPLL 18 SSD1963 80 LDATA1 79 LDATA2 VSSPLL 19 78 LDATA3 VSS 20 77 LDATA4 VDDD 21 76 LDATA5 XTAL_IN 22 75 VDDLCD VSS 23 74 VSS XTAL_OUT 24 73 VDDD VDDD 25 72 LDATA6 VSS 26 71 LDATA7 VDDLCD 27 70 LDATA8 LDATA23 28 69 LDATA9 P 11/86 Dec 2008 56 57 58 59 60 61 62 63 64 VSS VDDLCD LDATA16 LDATA15 LDATA14 LDATA13 LDATA12 VDDD 54 VDDLCD 55 53 GAMAS1 VSS 52 GAMAS0 VDDD 51 49 LDEN 50 48 TE 47 VDDLCD PWM 46 VSS 45 VDDD LSHIFT 44 LLINE 43 LFRAME 41 42 VDDLCD 40 VDDD Rev 0.20 VSS 39 GPIO3 LDATA17 VDDLCD VSS SSD1963 38 VSS 37 VDDLCD 65 GPIO2 66 32 36 31 VDDD GPIO1 LDATA20 35 LDATA10 LDATA11 GPIO0 68 67 34 29 30 33 LDATA22 LDATA21 Solomon Systech Table 5-2 : LQFP Pin Assignment Table Pin # 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 Signal Name VDDD VSS VSS VDDIO VSS VDDD D0 D1 D2 D3 D4 VDDIO VSS VDDD CLK VDDIO VSS VDDPLL VSSPLL VSS VDDD XTAL_IN VSS XTAL_OUT VDDD VSS VDDLCD LDATA23 LDATA22 LDATA21 LDATA20 VDDD Solomon Systech Pin # 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 Signal Name VSS VDDLCD LDATA17 GPIO0 GPIO1 GPIO2 GPIO3 VDDD VSS VDDLCD LFRAME LLINE LSHIFT VDDD VSS VDDLCD LDEN TE PWM GAMAS0 GAMAS1 VDDLCD VSS VDDD VSS VDDLCD LDATA16 LDATA15 LDATA14 LDATA13 LDATA12 VDDD Pin # 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 Signal Name VSS VDDLCD LDATA11 LDATA10 LDATA9 LDATA8 LDATA7 LDATA6 VDDD VSS VDDLCD LDATA5 LDATA4 LDATA3 LDATA2 LDATA1 LDATA0 VDDD VSS VDDLCD LDATA19 LDATA18 D19 D18 D23 D22 D21 D20 VDDD VSS VDDIO VSS Dec 2008 Pin # 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 P 12/86 Signal Name VDDIO D17 D16 VDDIO VSS VDDD D15 D14 D13 D12 D11 VDDIO VSS VDDD D10 D9 D8 D7 D6 D5 VDDIO VSS VDDD R/W#(WR#) E(RD#) D/C# CS# VDDIO VSS VDDD RESET# CONF Rev 0.20 SSD1963 6 PIN DESCRIPTIONS Key: I = Input O =Output IO = Bi-directional (input/output) P = Power pin Hi-Z = High impedance Table 6-1: MCU Interface Pin Mapping Pin Name Reference Type Voltage Level TFBGA Pin # LQFP Pin # CLK I VDDIO F9 15 XTAL_IN I - C9 22 XTAL_OUT O - B9 24 CS# D/C# I I VDDIO VDDIO H7 G7 123 122 E(RD#) I VDDIO F7 121 R/W#(WR#) I VDDIO E7 120 D[23:0] IO VDDIO E8, F4, F8, G1, G2, G3, G4, G5, G6, G8, G9, H1, H2, H3, H4, H5, H6, H9, J1, J2,J3, J4, J5, J6 TE O VDDIO A5 SSD1963 Rev 0.20 P 13/86 Dec 2008 Description TTL clock input. This pin should be tied to VSS if TTL clock input is not used Crystal oscillator input. This pin should be tied to VSS if not used Crystal oscillator output. This pin should be floating if not used Chip select Data/Command select 6800 mode: E (enable signal) 8080 mode: RD# (read strobe signal) 6800 mode: R/W# 0: Write cycle 1: Read cycle 8080 mode: WR# (write strobe signal) 7, 8, 9, 10, 11, 87, 88, 89, 90, 91, 92, 98, 99, Data bus. Pins not used should be floating 103, 104, 105, 106, 107, 111, 112, 113, 114, 115, 116 50 Tearing effect Solomon Systech Table 6-2: LCD Interface Pin Mapping Pin Name LFRAME LLINE LSHIFT LDEN Reference Type Voltage Level O VDDLCD O VDDLCD O VDDLCD O VDDLCD TFBGA Pin # LQFP Pin # D6 B6 A6 C6 A2, A3, B2, B3, B8, C2, C3, C4, C5, C7, C8, D2, D3, D4, D5, D7, D8, E1, E2, E3, E4, F1, F2, F3 43 44 45 49 28, 29, 30, 31, 35, 59, 60, 61, 62, 63, 67, 68, 69, 70, 71, 72, 76, 77, 78, 79, 80, 81, 85, 86 LDATA[23:0] O VDDLCD GPIO[3:0] IO VDDLCD A7, A8, A9, B7 GAMAS [1:0] PWM O O VDDLCD VDDLCD A4, B4 B5 Description Vertical sync (Frame pulse) Horizontal sync (Line pulse) Pixel clock (Pixel shift signal) Data valid RGB data These pins can be configured for display 36, 37, 38, 39 miscellaneous signals or as general purpose I/O. Default as input 52, 53 Gamma selection for panel 51 PWM output for backlight driver Table 6-3: Control Signal Pin Mapping Pin Name RESET# CONF Reference Type Voltage Level I VDDIO I VDDIO TFBGA Pin # LQFP Pin # J7 127 H8 128 Description Master synchronize reset MCU interface configuration 0: 6800 Interface 1: 8080 Interface Table 6-4: Power Pin Mapping Pin Name Type VDDD P VDDLCD P VDDPLL P VDDIO P VSS P VSSPLL P Solomon Systech TFBGA Pin # LQFP Description Pin # 1, 6, 14, 21, 25, 32, E6, F6 40, 46, 56, 64, 73, 82, Power supply for internal digital circuit 93, 102, 110, 119, 126 27, 34, 42, 48, 54, 58, B1, C1 Power supply for LCD interface related pads 66, 75, 84 Power supply for internal analog circuit and E9 18 analog I/O pads 4, 12, 16, J9 95, 97, 100, 108, 117, Power supply for digital I/O pads 124 2, 3, 5, 13, 17, 20, 23, 26, 33, 41, 47, 55, 57, D1, E5, F5, J8 Ground for internal digital circuit 65, 74, 83, 94, 96, 101, 109, 118, 125 Ground for internal analog circuit and analog I/O D9 19 pads Dec 2008 P 14/86 Rev 0.20 SSD1963 Table 6-5 : LCD Interface Pin Mapping Pin Names LFRAME LLINE LSHIFT LDEN LDATA23 LDATA22 LDATA21 LDATA20 LDATA19 LDATA18 LDATA17 LDATA16 LDATA15 LDATA14 LDATA13 LDATA12 LDATA11 LDATA10 LDATA9 LDATA8 LDATA7 LDATA6 LDATA5 LDATA4 LDATA3 LDATA2 LDATA1 LDATA0 24-bit R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0 18-bit FRAME LINE SHIFT DEN Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0 8-bit serial Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 D7 D6 D5 D4 D3 D2 D1 D0 Note (1) These pin mappings use signal names commonly used for each panel type, however signal names may differ between panel manufacturers. SSD1963 Rev 0.20 P 15/86 Dec 2008 Solomon Systech 7 FUNCTIONAL BLOCK DESCRIPTIONS 7.1 MCU Interface The MCU interface connects the MCU and SSD1963 graphics controller. The MCU interface can be configured as 6800 mode and 8080 mode by the CONF pin. By pulling the CONF pin to VSSIO, the MCU interface will be configured as 6800 mode interface. If the CONF pin is connected to VDDIO, the MCU interface will be configure in 8080 mode. 7.1.1 6800 Mode The 6800 mode MCU interface consist of CS#, D/C#, E, R/W#, D[23:0], and TE signals (Please refer to Table 6-1 for pin multiplexed with 8080 mode). This interface supports both fixed E and clock E scheme to define a read/write cycle. If the E signal is kept high and used as enable signal, the CS# signal acts as a bus clock, the data or command will be latched into the system at the rising edge of CS#. If the user wants to use the E pin as the clock pin, the CS# pin then need to be fixed to logic 0 to select the chip. Then the falling edge of the E signal will latch the data or command. For details, please refer to the timing diagram in chapter 13.2.1. 7.1.2 8080 Mode The 8080 mode MCU interface consist of CS#, D/C#, RD#, WR#, D[23:0] and TE signals (Please refer to Table 6-1 for pin multiplexed with 6800 mode). This interface use WR# to define a write cycle and RD# for read cycle. If the WR# goes low when the CS# signal is low, the data or command will be latched into the system at the rising edge of WR#. Similarly, the read cycle will start when RD# goes low and end at the rising edge of RD#. The detailed timing will show in the chapter 13.2.2. 7.1.3 Register Pin Mapping When user access the registers via the parallel MCU interface, only D[7:0] will be used regardless the width of the pixel data is. Therefore, D[23:8] will only be used to address the display data only. This provided the possibility that the pixel data format as shown in Table 7-1 can be configured by register 0xF0. 7.1.4 Pixel Data Format Both 6800 and 8080 support 8-bit, 9-bit, 16-bit, 18-bit and 24-bit data bus. Depending on the width of the data bus, the display data are packed into the data bus in different ways. Table 7-1: Pixel Data Format Interface Cycle D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0 R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0 1st R5 R4 R3 R2 R1 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 1st R5 R4 R3 R2 R1 R0 X X G5 G4 G3 G2 G1 G0 X X 2nd B5 B4 B3 B2 B1 B0 X X R5 R4 R3 R2 R1 R0 X X 3rd G5 G4 G3 G2 G1 G0 X 24 bits 1st 18 bits 1st 16 bits (565 format) 16 bits 9 bits R7 R6 R5 R4 R3 R2 X B5 B4 B3 B2 B1 B0 X X st R5 R4 R3 R2 R1 R0 G5 G4 G3 nd G2 1 G1 G0 B5 B4 B3 B2 B1 B0 st R5 R4 R3 R2 R1 R0 X X 2 nd G5 G4 G3 G2 G1 G0 X X 3rd B5 B4 B3 B2 B1 B0 X X 2 1 8 bits X: Don't Care Solomon Systech Dec 2008 P 16/86 Rev 0.20 SSD1963 7.1.5 Tearing Effect Signal (TE) The Tearing Effect Signal (TE) is a feedback signal from the LCD Controller to MCU. This signal reveals the display status of LCD controller. In the non-display period, the TE signal will go high. Therefore, this signal enables the MCU to send data by observing the non-display period to avoid tearing. Figure 7-1 shows how the TE signal helps to avoid tearing. If the MCU writing speed is slower than the display speed, the display data should be updated after the LCD controller start to scan the frame buffer. Then the LCD controller will always display the old memory content until the next frame. However, if the MCU is faster than the LCD controller, it should start updating the display content in the vertical non-display period (VNDP) to enable the LCD controller will always get the newly updated data. Figure 7-1: Relationship between Tearing Effect Signal and MCU Memory Writing In SSD1963 graphics controller, users can configure the TE signal to reflect the vertical non-display period only or reflect both vertical and horizontal non-display period. With the additional horizontal non-display period information, the MCU can control the refresh action in more accurately by counting the horizontal line scanned by the LCD controller. Usually, a fast MCU will not need horizontal non-display period. But a slow MCU will need it to ensure the frame buffer update process always lags behind the LCD controller. The TE signal is not generated by the MCU interface but the LCD controller. The MCU interface only route the signal to the external pad. 7.2 System Clock The system clock of SSD1963 is generated by the built-in PLL. The reference clock of the PLL can come from either the CLK pin or the internal crystal oscillator. Since the CLK pin and the output of the oscillator was connected to PLL with an “OR” gate, the unused clock must be tied to VSS. SSD1963 Rev 0.20 P 17/86 Dec 2008 Solomon Systech Before the PLL output is configured as the system clock by the bit 1 of “set_pll” command, the system will be clocked by the reference clock. This enables the user to send the “set_pll_mn” command to the PLL for frequency configuration. When the PLL frequency is configured and the PLL was enabled with the bit 0 of “set_pll” command, the user should still wait for 100ms for the PLL to lock. Then the PLL is ready and can be configured as system clock with the bit 1 of “set_pll” command. Figure 7-2: Clock Control Diagram set_pll bit 1 set_pll bit 0 CLK EN REF PLL 1/M 1 System Clock FB 0 OSC XTAL_IN XTAL_OUT 1/N EXTERNAL CRYSTAL 7.3 Frame Buffer There are 1215K bytes built-in SRAM inside SSD1963 to use as frame buffer. When the frame buffer is written or read, the “address counter” will automatically increase by one or decrease by one depends on the frame buffer settings. Table 7-2: Frame Buffer Settings regarding to set_address_mode command 0x36 7.4 System Clock and Reset Manager The “System Clock and Reset Manager” distributes the reset signal and clock signal to the entire system. It controls the Clock Generator and contains clock gating circuitry to turn on and off the clock of each functional module. Also, it divides the root clock from Clock Generator to operation clocks for different Solomon Systech Dec 2008 P 18/86 Rev 0.20 SSD1963 module. The System Clock and Reset Manager also manage the reset signals to ensure all the module are reset to appropriate status when the system are in reset state, deep sleep state, sleep state and display state. Figure 7-3 shows a state diagram of four operation states of SSD1963. Figure 7-3: State Diagram of SSD1963 7.5 7.5.1 LCD Controller Display Format The LCD controller reads the frame buffer and generates display signals according to the selected display panel format. SSD1963 supports common RAM-less TFT driver using generic RGB data format or TTL format. 7.5.2 General Purpose Input/Output (GPIO) The GPIO pins can operate in 2 modes, GPIO mode and miscellaneous display signal mode. When the pins are configured as GPIOs, these pins can be controlled directly by MCU. Therefore, user can use these pins to emulate other interface such as SPI or I2C. If these pins are configured as display signals, they will toggle with display periodically according to the signal settings. They can be set to toggle once a frame, once a line or in arbitrary period. Therefore they can be configured as some common signal needed for different panels such as STH or LP. SSD1963 Rev 0.20 P 19/86 Dec 2008 Solomon Systech 8 COMMAND TABLE Hex Code 0x 00 0x 01 0x 0A 0x 0B 0x 0C 0x 0D 0x 0E 0x 0F Command nop soft_reset get_power_mode get_address_mode get_pixel_format get_display_mode get_signal_mode Reserved Description No operation Software Reset Get the current power mode Get the frame memory to the display panel read order Get the current pixel format The display module returns the Display Signal Mode. Get the current display mode from the peripheral Reserved enter_sleep_mode Turn off the panel. This command will pull low the GPIO0. If GPIO0 is configured as normal GPIO or LCD miscellaneous signal with command set_gpio_conf, this command will be ignored. 0x 11 exit_sleep_mode Turn on the panel. This command will pull high the GPIO0. If GPIO0 is configured as normal GPIO or LCD miscellaneous signal with command set_gpio_conf, this command will be ignored. 0x 12 0x 13 0x 20 0x 21 0x 26 0x 28 0x 29 0x 2A 0x 2B enter_partial_mode enter_normal_mode exit_invert_mode enter_invert_mode set_gamma_curve set_display_off set_display_on set_column_address set_page_address 0x 2C write_memory_start 0x 2E read_memory_start 0x 30 0x 33 set_partial_area set_scroll_area 0x 34 set_tear_off 0x 35 set_tear_on 0x 36 0x 37 0x 38 0x 39 0x 3A set_address_mode set_scroll_start exit_idle_mode enter_idle_mode set_pixel_format 0x 3C write_memory_continue 0x 3E read_memory_continue 0x 44 set_tear_scanline 0x 10 Solomon Systech Part of the display area is used for image display. The whole display area is used for image display. Displayed image colors are not inverted. Displayed image colors are inverted. Selects the gamma curve used by the display device. Blanks the display device Show the image on the display device Set the column extent Set the page extent Transfer image information from the host processor interface to the peripheral starting at the location provided by set_column_address and set_page_address Transfer image data from the peripheral to the host processor interface starting at the location provided by set_column_address and set_page_address Defines the partial display area on the display device Defines the vertical scrolling and fixed area on display area Synchronization information is not sent from the display module to the host processor Synchronization information is sent from the display module to the host processor at the start of VFP Set the read order from frame buffer to the display panel Defines the vertical scrolling starting point Full color depth is used for the display panel Reduce color depth is used on the display panel. Defines how many bits per pixel are used in the interface Transfer image information from the host processor interface to the peripheral from the last written location Read image data from the peripheral continuing after the last read_memory_continue or read_memory_start Synchronization information is sent from the display module to the host processor when the display device refresh reaches the provided scanline Dec 2008 P 20/86 Rev 0.20 SSD1963 Hex Code 0x 45 0x A1 0x A8 0x B0 0x B1 0x B4 0x B5 SSD1963 Command get_scanline read_ddb Reserved set_lcd_mode_ get_lcd_mode set_hori_period get_hori_period Description Get the current scan line Read the DDB from the provided location Reserved Set the LCD panel mode (RGB TFT or TTL) Get the current LCD panel mode, pad strength and resolution Set front porch Get current front porch settings Set the vertical blanking interval between last scan line and next LFRAME pulse Set the vertical blanking interval between last scan line and next LFRAME pulse 0x B6 set_vert_period 0x B7 get_vert_period 0x B8 set_gpio_conf 0x B9 0x BA get_gpio_conf set_gpio_value 0x BB get_gpio_status 0x BC 0x BD 0x BE 0x BF set_post_proc get_post_proc set_pwm_conf get_pwm_conf 0x C0 set_lcd_gen0 0x C1 get_lcd_gen0 0x C2 set_lcd_gen1 0x C3 get_lcd_gen1 0x C4 set_lcd_gen2 0x C5 get_lcd_gen2 0x C6 set_lcd_gen3 0x C7 get_lcd_gen3 0x C8 set_gpio0_rop 0x C9 get_gpio0_rop Get the GPIO0 properties with respect to the LCD signal generators. 0x CA set_gpio1_rop Set the GPIO1 with respect to the LCD signal generators using ROP3 operation. No effect if the GPIO1 is configured as general GPIO. 0x CB get_gpio1_rop Get the GPIO1 properties with respect to the LCD signal generators. 0x CC set_gpio2_rop Set the GPIO2 with respect to the LCD signal generators using ROP3 operation. No effect if the GPIO2 is configured as general GPIO. 0x CD get_gpio2_rop Get the GPIO2 properties with respect to the LCD signal generators. Rev 0.20 P 21/86 Set the GPIO configuration. If the GPIO is not used for LCD, set the direction. Otherwise, they are toggled with LCD signals. Get the current GPIO configuration Set GPIO value for GPIO configured as output Read current GPIO status. If the individual GPIO was configured as input, the value is the status of the corresponding pin. Otherwise, it is the programmed value. Set the image post processor Set the image post processor Set the image post processor Set the image post processor Set the rise, fall, period and toggling properties of LCD signal generator 0 Get the current settings of LCD signal generator 0 Set the rise, fall, period and toggling properties of LCD signal generator 1 Get the current settings of LCD signal generator 1 Set the rise, fall, period and toggling properties of LCD signal generator 2 Get the current settings of LCD signal generator 2 Set the rise, fall, period and toggling properties of LCD signal generator 3 Get the current settings of LCD signal generator 3 Set the GPIO0 with respect to the LCD signal generators using ROP3 operation. No effect if the GPIO0 is configured as general GPIO. Dec 2008 Solomon Systech Hex Code Command Description Set the GPIO3 with respect to the LCD signal generators using ROP3 operation. No effect if the GPIO3 is configured as general GPIO. 0x CE set_gpio3_rop 0x CF get_gpio3_rop Get the GPIO3 properties with respect to the LCD signal generators. 0x D0 set_dbc_conf Set the dynamic back light configuration 0x D1 get_dbc_conf Get the current dynamic back light configuration 0x D4 set_dbc_th Set the threshold for each level of power saving 0x D5 get_dbc_th 0x E0 set_pll 0x E2 0x E3 0x E4 0x E5 0x E6 0x E7 0x E8 0x E9 set_pll_mn get_pll_mn get_pll_status set_deep_sleep set_lshift_freq get_lshift_freq Reserved Reserved 0x F0 set_pixel_data_interface 0x F1 0x FF get_pixel_data_interface Reserved Get the threshold for each level of power saving Start the PLL. Before the start, the system was operated with the crystal oscillator or clock input Set the PLL Get the PLL settings Get the current PLL status Set deep sleep mode Set the LSHIFT (pixel clock) frequency Get current LSHIFT (pixel clock) frequency setting Reserved Reserved Set the pixel data format of the parallel host processor interface Get the current pixel data format settings Reserved Solomon Systech Dec 2008 P 22/86 Rev 0.20 SSD1963 9 COMMAND DESCRIPTIONS 9.1 No operation Command Parameters Command 00h None D/C 0 D7 0 D6 0 D5 0 D4 0 D3 0 D2 0 D1 0 D0 0 Hex 00 Description No operation. It can be used to terminate the frame buffer write or read for Write Memory Continue, 0x3C and Read Memory Continue, 0x3E. 9.2 Software Reset Command Parameters Command 01h None D/C 0 D7 0 D6 0 D5 0 D4 0 D3 0 D2 0 D1 0 D0 1 Hex 01 Description The display module performs a software reset. Only the configuration register will be reset. Note : The host processor must wait 5ms before sending any new commands to a SSD1963 following this command. The host processor must wait 120ms before sending an Exit Sleep Mode, 0x11. 9.3 Get Power Mode Command Parameters Command Parameter 1 0Ah 1 D/C 0 1 D7 0 0 D6 0 A6 D5 0 A5 D4 0 A4 D3 1 A3 D2 0 A2 D1 1 0 D0 0 0 Hex 0A xx Description Get the current power mode A[6] : Idle mode on/off (POR = 0) 0 Idle mode off 1 Idle mode on A[5] : Partial mode on/off (POR = 0) 0 Partial mode off 1 Partial mode on A[4] : Sleep mode on/off (POR = 0) 0 Sleep mode on 1 Sleep mode off SSD1963 Rev 0.20 P 23/86 Dec 2008 Solomon Systech A[3] : Display normal mode on/off (POR = 1) 0 Display normal mode off 1 Display normal mode on A[2] : Display on/off (POR = 0) 0 Display is off 1 Display is on 9.4 Get Address Mode Command Parameters Command Parameter 1 0Bh 1 D/C 0 1 D7 0 A7 D6 0 A6 D5 0 A5 D4 0 A4 D3 1 A3 D2 0 A2 D1 1 0 D0 1 0 Hex 0B xx D4 0 A4 D3 1 0 D2 1 0 D1 0 0 D0 0 0 Hex 0C xx Description Get the frame buffer to the display panel read order A[7] : Page address order (POR = 0) 0 Top to bottom 1 Bottom to top A[6] : Column address order (POR = 0) 0 Left to right 1 Right to left A[5] : Page / Column order (POR = 0) 0 Normal mode 1 Reverse mode A[4] : Line address order (POR = 0) 0 LCD refresh top to bottom 1 LCD refresh bottom to top A[3] : RGB / BGR order (POR = 0) 0 RGB 1 BGR A[2] : Display data latch data (POR = 0) 0 LCD refresh left to right 1 LCD refresh right to left 9.5 Get Pixel Format Command Parameters Command Parameter 1 0Ch 1 D/C 0 1 D7 0 0 D6 0 A6 D5 0 A5 Description Get the current pixel format for the RGB image data. Solomon Systech Dec 2008 P 24/86 Rev 0.20 SSD1963 A[6:4] : Display pixel format (POR = 000) 000 Reserved 001 3-bit/pixel 010 8-bit/pixel 011 12-bit/pixel 100 Reserved 101 16-bit/pixel 110 18-bit/pixel 111 24-bit/pixel 9.6 Get Display mode Command Parameters Command Parameter 1 0Dh 1 D/C 0 1 D7 0 A7 D6 0 0 D5 0 A5 D4 0 0 D3 1 0 D2 1 A2 D1 0 A1 D0 1 A0 Hex 0D xx D4 0 0 D3 1 0 D2 1 0 D1 1 0 D0 0 0 Hex 0E xx Description The display module returns the Display Image Mode status. A[7] : Vertical scrolling status (POR = 0) 0 Vertical scrolling is off 1 Vertical scrolling is on A[5] : Inversion on/off (POR = 0) 0 Inversion is off 1 Inversion is on A[2:0] : Gamma curve selection (POR = 011) 000 Gamma curve 0 001 Gamma curve 1 010 Gamma curve 2 011 Gamma curve 3 100 Reserved 101 Reserved 110 Reserved 111 Reserved 9.7 Get Signal Mode Command Parameters Command Parameter 1 0Eh 1 D/C 0 1 D7 0 A7 D6 0 0 D5 0 0 Description Get the current display signal mode from the peripheral A[7] : Tearing effect line mode (POR = 0) 0 Tearing effect line off 1 Tearing effect on SSD1963 Rev 0.20 P 25/86 Dec 2008 Solomon Systech 9.8 Enter Sleep Mode Command Parameters Command 10h None D/C 0 D7 0 D6 0 D5 0 D4 1 D3 0 D2 0 D1 0 D0 0 Hex 10 Description Turn off the panel. This command causes the display panel to enter sleep mode and pull low the GPIO0. If GPIO0 is configured as normal GPIO or LCD miscellaneous signal with command Set GPIO Conf, 0xB8, this command will not affect the GPIO0. Note : The host processor must wait 5ms before sending any new commands to a SSD1963 following this command. The host processor must wait 120ms after sending an Exit Sleep Mode, 0x11 before sending an Enter Sleep Mode, 0x10. 9.9 Exit Sleep Mode Command Parameters Command 11h None D/C 0 D7 0 D6 0 D5 0 D4 1 D3 0 D2 0 D1 0 D0 1 Hex 11 Description Turn on the panel. This command causes the display panel to exit sleep mode and will pull high the GPIO0. If GPIO0 is configured as normal GPIO or LCD miscellaneous signal with command Set GPIO Conf (0xB8), this command will not affect the GPIO0. Note : The host processor must wait 5ms after sending this command before sending another command. The host processor must wait 120ms after sending an Exit Sleep Mode, 0x11 before sending an Enter Sleep Mode, 0x10. 9.10 Enter Partial Mode Command Parameters Command 12h None D/C 0 D7 0 D6 0 D5 0 D4 1 D3 0 D2 0 D1 1 D0 0 Hex 12 Description This command causes the display module to enter the Partial Display Mode. The Partial Display Mode window is described by the Set Partial Area, 0x30h. To leave Partial Display Mode, the Enter Normal Mode, 0x13h. Solomon Systech Dec 2008 P 26/86 Rev 0.20 SSD1963 9.11 Enter Normal Mode Command Parameters Command 13h None D/C 0 D7 0 D6 0 D5 0 D4 1 D3 0 D2 0 D1 1 D0 1 Hex 13 Description This command causes the display module to enter the normal mode. Normal mode is defined as partial display and scroll mode are off. That means the whole display area is used for image display. 9.12 Exit Invert Mode Command Parameters Command 20h None D/C 0 D7 0 D6 0 D5 1 D4 0 D3 0 D2 0 D1 0 D0 0 Hex 20 Description This command causes the display module to stop inverting the image data on the display device. The frame buffer contents remain unchanged. Figure 9-1: Exit Invert mode example Frame Buffer Display Panel Ö 9.13 Enter Invert Mode Command Parameters Command 21h None D/C 0 D7 0 D6 0 D5 1 D4 0 D3 0 D2 0 D1 0 D0 1 Hex 21 Description This command causes the display module to invert the image data only on the display device. The frame buffer contents remain unchanged. SSD1963 Rev 0.20 P 27/86 Dec 2008 Solomon Systech Figure 9-2: Enter Invert mode example Frame Buffer Display Panel Ö 9.14 Set Gamma Curve Command Parameters Command Parameter 1 26h 1 D/C 0 1 D7 0 0 D6 0 0 D5 1 0 D4 0 0 D3 0 A3 D2 1 A2 D1 1 A1 D0 0 A0 Hex 26 xx Description Selects the gamma curve used by the display device. A[3:0] 0000 0001 0010 0100 1000 Others Gamma curve selection (POR = 1000) No gamma curve selected (Same as 0001b) Gamma curve 0 Gamma curve 1 Gamma curve 2 Gamma curve 3 Reserved GAMAS[1] 0 0 0 1 1 GAMAS[0] 0 0 1 0 1 9.15 Set Display Off Command Parameters Command 28h None D/C 0 D7 0 D6 0 D5 1 D4 0 D3 1 D2 0 D1 0 D0 0 Hex 28 D2 0 D1 0 D0 1 Hex 29 Description Blanks the display device. The frame buffer contents remain unchanged. 9.16 Set Display On Command Parameters Command 29h None D/C 0 D7 0 D6 0 D5 1 D4 0 D3 1 Description Show the image on the display device Solomon Systech Dec 2008 P 28/86 Rev 0.20 SSD1963 9.17 Set Column Address Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 2Ah 4 D/C 0 1 1 1 1 D7 0 SC15 SC7 EC15 EC7 D6 0 SC14 SC6 EC14 EC6 D5 1 SC13 SC5 EC13 EC5 D4 0 SC12 SC4 EC12 EC4 D3 1 SC11 SC3 EC11 EC3 D2 0 SC10 SC2 EC10 EC2 D1 1 SC9 SC1 EC9 EC1 D0 0 SC8 SC0 EC8 EC0 Hex 2A xx xx xx xx Description Set the column extent of frame buffer accessed by the host processor with the Read Memory Continue, 0x3E and Write Memory Continue, 0x3C.. SC[15:8] : Start column number high byte (POR = 00000000) SC[7:0] : Start column number low byte (POR = 00000000) EC[15:8] : End column number high byte (POR = 00000000) EC[7:0] : End column number low byte (POR = 00000000) Note : SC[15:0] must always be equal to or less than EC[15:0] SC[15:0 ] EC[15:0] Figure 9-3: Set Column Address example 9.18 Set Page Address Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 2Bh 4 D/C 0 1 1 1 1 D7 0 SP15 SP7 EP15 EP7 D6 0 SP14 SP6 EP14 EP6 D5 1 SP13 SP5 EP13 EP5 D4 0 SP12 SP4 EP12 EP4 D3 1 SP11 SP3 EP11 EP3 D2 0 SP10 SP2 EP10 EP2 D1 0 SP9 SP1 EP9 EP1 D0 1 SP8 SP0 EP8 EP0 Hex 2B xx xx xx xx Description Set the page extent of the frame buffer accessed by the host processor with the Read Memory Continue, 0x3E and Write Memory Continue, 0x3C.. SSD1963 Rev 0.20 P 29/86 Dec 2008 Solomon Systech SP[15:8] : Start page (row) number high byte (POR = 00000000) SP[7:0] : Start page (row) number low byte (POR = 00000000) EP[15:8] : End page (row) number high byte (POR = 00000000) EP[7:0] : End page (row) number low byte (POR = 00000000) Note : SP[15:0] must always be equal to or less than EP[15:0] Figure 9-4: Set Page Address example SP[15:0] EP[15:0] 9.19 Write Memory Start Command Parameters Command 2Ch None D/C 0 D7 0 D6 0 D5 1 D4 0 D3 1 D2 1 D1 0 D0 0 Hex 2C Description Transfer image information from the host processor interface to the SSD1963 starting at the location provided by Set Column Address, 0x2A and Set Page Address, 0x2B. If Set Address Mode, 0x36 A[5] = 0: The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixel Data 1 is stored in frame buffer at (SC, SP). The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame buffer until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored. If Set Address Mode, 0x36 A[5] = 1: The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixel Data 1 is stored in frame buffer at (SC, SP). The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame buffer until the column register equals the End column (EC) value and the page register equals the EP value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored. Solomon Systech Dec 2008 P 30/86 Rev 0.20 SSD1963 9.20 Read Memory Start Command Parameters Command 2Eh None D/C 0 D7 0 D6 0 D5 1 D4 0 D3 1 D2 1 D1 1 D0 0 Hex 2E Description Transfer image data from the SSD1963 to the host processor interface starting at the location provided by Set Column Address, 0x2A and Set Page Address, 0x2B. If Set Address Mode, 0x36 A[5] = 0: The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame buffer at (SC, SP). The column register is then incremented and pixels read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame buffer until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command. If Set Address Mode, 0x36 A[5] = 1: The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame buffer at (SC, SP). The page register is then incremented and pixels read from the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame buffer until the column register equals the End Column (EC) value and the page register equals the EP value, or the host processor sends another command. 9.21 Set Partial Area Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 30h 4 D/C 0 1 1 1 1 D7 0 SR15 SR7 ER15 ER7 D6 0 SR14 SR6 ER14 ER6 D5 1 SR13 SR5 ER13 ER5 D4 1 SR12 SR4 ER12 ER4 D3 0 SR11 SR3 ER11 ER3 D2 0 SR10 SR2 ER10 ER2 D1 0 SR9 SR1 ER9 ER1 D0 0 SR8 SR0 ER8 ER0 Hex 30 xx xx xx xx Description This command defines the Partial Display mode’s display area. There are two parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER). SR and ER refer to the Frame Buffer Line Pointer. SR[15:8] : Start display row number high byte (POR = 00000000) SR[7:0] : Start display row number low byte (POR = 00000000) ER[15:8] : End display row number high byte (POR = 00000000) ER[7:0] : End display row number low byte (POR = 00000000) Note : SR[15:0] and ER[15:0] cannot be 0000h nor exceed the last vertical line number. If End Row > Start Row SSD1963 Rev 0.20 P 31/86 Dec 2008 Solomon Systech Figure 9-5: Set Partial Area with Set Address Mode 0x36 A[4] = 0 SR[15:0] Partial Area ER[15:0] Figure 9-6: Set Partial Area with Set Address Mode 0x36 A[4] = 1 ER[15:0] Partial Area SR[15:0] If Start Row > End Row Figure 9-7: Set Partial Area with Set Address Mode 0x36 A[4] = 0 Partial Area ER[15:0] SR[15:0] Partial Area Figure 9-8: Set Partial Area with Set Address Mode 0x36 A[4] = 1 Solomon Systech Dec 2008 P 32/86 Rev 0.20 SSD1963 Partial Area SR[15:0] ER[15:0] Partial Area 9.22 Set Scroll Area Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 33h 6 D/C 0 1 1 1 1 1 1 D7 0 TFA15 TFA7 VSA15 VSA7 BFA15 BFA7 D6 0 TFA14 TFA6 VSA14 VSA6 BFA14 BFA6 D5 1 TFA13 TFA5 VSA13 VSA5 BFA13 BFA5 D4 1 TFA12 TFA4 VSA12 VSA4 BFA12 BFA4 D3 0 TFA11 TFA3 VSA11 VSA3 BFA11 BFA3 D2 0 TFA10 TFA2 VSA10 VSA2 BFA10 BFA2 D1 1 TFA9 TFA1 VSA9 VSA1 BFA9 BFA1 D0 1 TFA8 TFA0 VSA8 VSA0 BFA8 BFA0 Hex 33 xx xx xx xx xx xx Description Defines the vertical scrolling and fixed area on display area TFA[15:8] : High byte of Top Fixed Area number in lines from the top of the frame buffer (POR = 00000000) TFA[7:0] : Low byte of Top Fixed Area number in lines from the top of the frame buffer (POR = 00000000) VSA[15:8] : High byte of Vertical scrolling area in number of lines of the frame buffer (POR = 00000000) VSA[7:0] : Low byte of Vertical scrolling area in number of lines of the frame buffer (POR = 00000000) BFA[15:8] : High byte of Bottom Fixed Area in number of lines from the bottom of the frame buffer (POR = 00000000) BFA[7:0] : Low byte of Bottom Fixed Area in number of lines from the bottom of the frame buffer (POR = 00000000) If Set Address Mode, 0x36 A[4] = 0 : The TFA[15:0] describes the Top Fixed Area in number of lines from the top of the frame buffer. The top of the frame buffer and top of the display panel are aligned. The VSA[15:0] describes the height of the Vertical Scrolling Area in number of lines of frame buffer from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area starts immediately after the bottom most line of the Top Fixed Area. The last line of the Vertical Scrolling Area ends immediately before the top most line of the Bottom Fixed Area. The BFA[15:0] describes the Bottom Fixed Area in number of lines from the bottom of the frame buffer. The bottom of the frame buffer and bottom of the display panel are aligned. TFA, VSA and BFA refer to the Frame Buffer Line Pointer. SSD1963 Rev 0.20 P 33/86 Dec 2008 Solomon Systech Figure 9-9: Set Scroll Area with Set Address Mode 0x36 A[4] = 0 (0,0) Top Fixed Area TFA[15:0] First line read from memory VSA[15:0] BFA[15:0] Bottom Fixed Area If Set Address Mode, 0x36 A[4] = 1 : The TFA[15:0], describes the Top Fixed Area in number of lines from the bottom of the frame buffer. The bottom of the frame buffer and bottom of the display panel are aligned. The VSA[15:0] describes the height of the Vertical Scrolling Area in number of lines of frame buffer from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area starts immediately after the top most line of the Top Fixed Area. The last line of the Vertical Scrolling Area ends immediately before the bottom most line of the Bottom Fixed Area. The BFA[15:0] describes the Bottom Fixed Area in number of lines from the top of the frame buffer. The top of the frame buffer and top of the display panel are aligned. TFA, VSA and BFA refer to the Frame Buffer Line Pointer. Figure 9-10: Set Scroll Area with Set Address Mode 0x36 A[4] = 1 (0,0) Bottom Fixed Area BFA[15:0] VSA[15:0] First line read from memory TFA[15:0] Top Fixed Area Note : The sum of TFA, VSA and BFA must equal the number of the display panel’s horizontal lines (pages), otherwise Scrolling mode is undefined. In Vertical Scroll Mode, Set Address Mode, 0x36 A[5] should be set to ‘0’ – this only affects the Frame Memory Write. Solomon Systech Dec 2008 P 34/86 Rev 0.20 SSD1963 9.23 Set Tear Off Command Parameters Command 34h None D/C 0 D7 0 D6 0 D5 1 D4 1 D3 0 D2 1 D1 0 D0 0 Hex 34 D3 0 0 D2 1 0 D1 0 0 D0 1 A0 Hex 35 xx Description TE signal is not sent from the display module to the host processor. 9.24 Set Tear On Command Parameters Command Parameter 1 35h 1 D/C 0 1 D7 0 0 D6 0 0 D5 1 0 D4 1 0 Description TE signal is sent from the display module to the host processor at the start of VFP. A[0] : Tearing effect line mode (POR = 0) 0 The tearing effect output line consists of V-blanking information only. 1 The tearing effect output line consists of both V-blanking and H-blanking information. The TE signal shall be active low when the display panel is in Sleep mode. 9.25 Set Address Mode Command Parameters Command Parameter 1 36h 1 D/C 0 1 D7 0 A7 D6 0 A6 D5 1 A5 D4 1 A4 D3 0 A3 D2 1 A2 D1 1 A1 D0 0 A0 Hex 36 xx Description Set the read order from host processor to frame buffer by A[7:5] and A[3] and from frame buffer to the display panel by A[2:0] and A[4]. A[7] : Page address order (POR = 0) This bit controls the order that pages of data are transferred from the host processor to the SSD1963’s frame buffer. 0 Top to bottom, pages transferred from SP (Start Page) to EP (End Page). 1 Bottom to top, pages transferred from EP (End Page) to SP (Start Page). SSD1963 Rev 0.20 P 35/86 Dec 2008 Solomon Systech Figure 9-11: A[7] Page Address Order Host A[7]=0, A[6]=A[5]=0,A[3]=x Frame Buffer SP Host SP EP SC EC A[7]=1, A[6]=A[5]=0,A[3]=x Frame Buffer SP EP SC EC EP EP SC EC SP SC EC A[6] : Column address order (POR = 0) This bit controls the order that columns of data are transferred from the host processor to the SSD1963’s frame buffer. 0 Left to right, columns transferred from SC (Start Column) to EC (End Column). 1 Right to left, columns transferred from EC (End Column) to SC (Start Column). Figure 9-12: A[6] Column Address Order Host SC A[6]=0, A[7]=A[5]=0,A[3]=x Frame Buffer SP Host SP A[6]=1, A[7]=A[5]=0,A[3]=x Frame Buffer SP SP EP EP EP EP EC SC EC SC EC EC SC A[5] : Page / Column order (POR = 0) This bit controls the order that columns of data are transferred from the host processor to the SSD1963’s frame buffer. 0 Normal mode 1 Reverse mode Figure 9-13: A[5] Page / Column Address Order Host A[5]=0, A[7]=A[6]=0,A[3]=x Frame Buffer SP Host SP EP SC EC Solomon Systech A[5]=1, A[7]=A[6]=0,A[3]=x Frame Buffer SP EP SC EC SC EC EP SC Dec 2008 EC P 36/86 SP Rev 0.20 SSD1963 EP A[4] : Line address order (POR = 0) This bit controls the display panel’s horizontal line refresh order. The image shown on the display panel is unaffected, regardless of the bit setting. 0 LCD refresh from top line to bottom line. 1 LCD refresh from bottom line to top line. A[3] : RGB / BGR order (POR = 0) This bit controls the RGB data order transferred from the SSD1963’s frame buffer to the display panel. 0 RGB 1 BGR Figure 9-14: A[3] RGB Order A[3] = 0 Frame Buffer R G A[3] = 1 Display Panel B R G Frame Buffer B R G Display Panel B B G R A[2] : Display data latch data (POR = 0) This bit controls the display panel’s vertical line data latch order. The image shown on the display panel is unaffected, regardless of the bit setting. 0 LCD refresh from left side to right side 1 LCD refresh from right side to left side A[1] : Flip Horizontal (POR = 0) This bit flips the image shown on the display panel left to right. No change is made to the frame memory. 0 Normal 1 Flipped Figure 9-15: A[1] Flip Horizontal Frame Buffer 1 SSD1963 A[1]=0, A[4]=A[2]=A[0]=0 Display Panel 1 Frame Buffer 1 A[1]=1, A[4]=A[2]=A[0]=0 Display Panel 1 1 n n n n m 1 Rev 0.20 P 37/86 Dec 2008 m 1 m m 1 Solomon Systech A[0] : Flip Vertical (POR = 0) This bit flips the image shown on the display panel top to bottom. No change is made to the frame memory. 0 Normal 1 Flipped Figure 9-16: A[0] Flip Vertical Frame Buffer A[0]=0, A[4]=A[2]=A[1]=0 Display Panel 1 1 n 1 A[0]=1, A[4]=A[2]=A[1]=0 Frame Buffer Display Panel 1 n m 1 m n n 1 1 m 1 m 9.26 Set Scroll Start Command Parameters Command Parameter 1 Parameter 2 37h 2 D/C 0 1 1 D7 0 VSP15 VSP7 D6 0 VSP14 VSP6 D5 1 VSP13 VSP5 D4 1 VSP12 VSP4 D3 0 VSP11 VSP3 D2 1 VSP10 VSP2 D1 1 VSP9 VSP1 D0 1 VSP8 VSP0 Hex 37 xx xx Description This command sets the start of the vertical scrolling area in the frame buffer. The vertical scrolling area is fully defined when this command is used with the Set Scroll Area 0x33. VSP[15:8] : High byte of Vertical Scroll Pointer to define the line number in frame buffer that is written to the display as the first line of the vertical scrolling area (POR = 00000000) VSP[7:0] : Low byte of Vertical Scroll Pointer to define the line number in frame buffer that is written to the display as the first line of the vertical scrolling area (POR = 00000000) If Set Address Mode, 0x36 A[4] = 0: Example: When Top Fixed Area = Bottom Fixed Area = 0, Vertical Scrolling Area = YY and VSP = 3. Figure 9-17: Set Scroll Start with Set Address Mode, 0x36 A[4] = 0 Frame Buffer (0,0) Display Panel VSP[15:0] VSP[15:0] (0,YY-1) 0,0) (0,YY-1) Solomon Systech Dec 2008 P 38/86 Rev 0.20 SSD1963 If Set Address Mode, 0x36 A[4] = 1: Example: When Top Fixed Area = Bottom Fixed Area = 0, Vertical Scrolling Area = YY and VSP = 3. Figure 9-18: Set Scroll Start with Set Address Mode, 0x36 A[4] = 1 Frame Buffer Display Panel (0,YY-1) (0,0) (0,YY-1) VSP[15:0] (0,0) VSP[15:0] Note : If Set Address Mode, 0x36 A[4] = 0, TFA[15:0] - 1< VSP[15:0] < # of lines in frame buffer - BFA[15:0] If Set Address Mode, 0x36 A[4] = 1, BFA[15:0] - 1 < VSP[15:0] < # of lines in frame buffer - TFA[15:0] 9.27 Exit Idle Mode Command Parameters Command 38h None D/C 0 D7 0 D6 0 D5 1 D4 1 D3 1 D2 0 D1 0 D0 0 Hex 38 D3 1 D2 0 D1 0 D0 1 Hex 39 Description This command causes the display module to exit Idle Mode. Full color depth is used for the display panel. 9.28 Enter Idle Mode Command Parameters Command 39h None D/C 0 D7 0 D6 0 D5 1 D4 1 Description This command causes the display module to enter Idle Mode. In Idle Mode, color depth is reduced. Colors are shown on the display panel using the MSB of each of the R, G and B color components in the frame buffer. SSD1963 Rev 0.20 P 39/86 Dec 2008 Solomon Systech Table 9-1 Enter Idle Mode memory content vs display color Color R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0 Black 0XXXXXXX 0XXXXXXX 0XXXXXXX Blue 0XXXXXXX 0XXXXXXX 1XXXXXXX Red 1XXXXXXX 0XXXXXXX 0XXXXXXX Magenta 1XXXXXXX 0XXXXXXX 1XXXXXXX Green 0XXXXXXX 1XXXXXXX 0XXXXXXX Cyan 0XXXXXXX 1XXXXXXX 1XXXXXXX Yellow 1XXXXXXX 1XXXXXXX 0XXXXXXX White 1XXXXXXX 1XXXXXXX 1XXXXXXX 9.29 Set Pixel Format Command Parameters Command Parameter 1 3Ah 1 D/C 0 1 D7 0 0 D6 0 A6 D5 1 A5 D4 1 A4 D3 1 0 D2 0 0 D1 1 0 D0 0 0 Hex 3A xx D5 1 D4 1 D3 1 D2 1 D1 0 D0 0 Hex 3C Description Set the current pixel format for RGB image data A[6:4] : Display pixel format (POR = 000) 000 Reserved 001 3-bit/pixel 010 8-bit/pixel 011 12-bit/pixel 100 Reserved 101 16-bit/pixel 110 18-bit/pixel 111 24-bit/pixel 9.30 Write Memory Continue Command Parameters Command 3Ch None D/C 0 D7 0 D6 0 Description Transfer image information from the host processor interface to the SSD1963 from the last Write Memory Continue, 0x3C or Write Memory Start, 0x2C. Solomon Systech Dec 2008 P 40/86 Rev 0.20 SSD1963 If Set Address Mode, 0x36 A[5] = 0: Data is written continuing from the pixel location after the write range of the previous Write Memory Start, 0x2C or Write Memory Continue, 0x3C. The column register is then incremented and pixels are written to the frame buffer until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame buffer until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored. If Set Address Mode, 0x36 A[5] = 1: Data is written continuing from the pixel location after the write range of the previous Write Memory Start, 0x2C or Write Memory Continue, 0x3C. The page register is then incremented and pixels are written to the frame buffer until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame buffer until the column register equals the End column (EC) value and the page register equals the EP value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored. 9.31 Read Memory Continue Command Parameters Command 3Eh None D/C 0 D7 0 D6 0 D5 1 D4 1 D3 1 D2 1 D1 1 D0 0 Hex 3E Description Read image data from the SSD1963 to host processor continuing after the last Read Memory Continue, 0x3E or Read Memory Start, 0x2E. If Set Address Mode, 0x36 A[5] = 0: Pixels are read continuing from the pixel location after the read range of the previous Read Memory Start, 0x2E or Read Memory Continue, 0x3E. The column register is then incremented and pixels are read from the frame buffer until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame buffer until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command. If Set Address Mode, 0x36 A[5] = 1: Pixels are read continuing from the pixel location after the read range of the previous Read Memory Start, 0x2E or Read Memory Continue, 0x3E. The page register is then incremented and pixels are read from the frame buffer until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame buffer until the column register equals the End Column (EC) value and the page register equals the EP value, or the host processor sends another command. SSD1963 Rev 0.20 P 41/86 Dec 2008 Solomon Systech 9.32 Set Tear Scanline Command Parameters Command Parameter 1 Parameter 2 44h 2 D/C 0 1 1 D7 0 N15 N7 D6 1 N14 N6 D5 0 N13 N5 D4 0 N12 N4 D3 0 N11 N3 D2 1 N10 N2 D1 0 N9 N1 D0 0 N8 N0 Hex 44 xx xx Description TE signal is sent from the display module to the host processor when the display device refresh reaches the provided scanline, N. N[15:8] : High byte of the scanline, N (POR = 00000000) N[7:0] : Low byte of the scanline, N (POR = 00000000) Note : Set Tear Scanline with N = 0 is equivalent to Set Tear On, 0x35 A[0] = 0. This command takes affect on the frame following the current frame. Therefore, if the Tear Effect (TE) signal is already ON, the TE output shall continue to operate as programmed by the previous Set Tear On, 0x35 or Set Tear Scanline, 0x44 until the end of the frame. 9.33 Get Tear Scanline Command Parameters Command Parameter 1 Parameter 2 45h 2 D/C 0 1 1 D7 0 N15 N7 D6 1 N14 N6 D5 0 N13 N5 D4 0 N12 N4 D3 0 N11 N3 D2 1 N10 N2 D1 0 N9 N1 D0 1 N8 N0 Hex 45 xx xx Description Get the current scan line, N. N[15:8] : High byte of the current scanline (POR = 00000000) N[7:0] : Low byte of the current scanline (POR = 00000000) Solomon Systech Dec 2008 P 42/86 Rev 0.20 SSD1963 9.34 Read DDB Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 A1h 5 D/C 0 1 1 1 1 1 D7 1 SSL15 SSL7 PROD7 0 1 D6 0 SSL14 SSL6 PROD6 0 1 D5 1 SSL13 SSL5 PROD5 0 1 D4 0 SSL12 SSL4 PROD4 0 1 D3 0 SSL11 SSL3 PROD3 0 1 D2 0 SSL10 SSL2 PROD2 REV2 1 D1 0 SSL9 SSL1 PROD1 REV 1 1 D0 1 SSL8 SSL0 PROD0 REV 0 1 Hex A1 xx xx xx xx FF D0 0 A0 0 HPS8 HPS0 VPS8 VPS0 G0 Hex B0 xx xx xx xx xx xx xx Description Read the DDB (Device Descriptor Block) information of SSD1963. SSL[15:8] : Supplier ID of Solomon Systech Limited high byte, always 01h (POR = 00000001) SSL[7:0] : Supplier ID of Solomon Systech Limited low byte, always 57h (POR = 010101110) PROD[7:0] : Product ID, always 61h (POR = 01100001) REV[2:0] : Revision code, always 01h (POR = 001) Exit code, always FFh (POR = 11111111) 9.35 Set LCD Mode Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 B0h 7 D/C 0 1 1 1 1 1 1 1 D7 1 0 B7 0 HPS7 0 VPS7 0 D6 0 0 B6 0 HPS6 0 VPS6 0 D5 1 A5 B5 0 HPS5 0 VPS5 G5 D4 1 A4 0 0 HPS4 0 VPS4 G4 D3 0 A3 0 0 HPS3 0 VPS3 G3 D2 0 A2 0 HPS10 HPS2 VPS10 VPS2 G2 D1 0 A1 0 HPS9 HPS1 VPS9 VPS1 G1 Description Set the LCD panel mode (RGB TFT or TTL) and pad strength A[5] : TFT panel data width (POR = 0) 0 18-bit 1 24-bit A[4] : TFT color depth enhancement enable (POR = 0) 0 Disable FRC or dithering 1 Enable FRC or dithering for color depth enhancement If the panel data width was set to 24-bit, FRC and dithering feature will be disabled automatic regardless the value of this register. A[3] : TFT FRC enable (POR = 0) 0 TFT dithering enable 1 TFT FRC enable SSD1963 Rev 0.20 P 43/86 Dec 2008 Solomon Systech A[2] : LSHIFT polarity (POR = 0) Set the dot clock pulse polarity. 0 Data latch in rising edge 1 Data latch in falling edge A[1] : LLINE polarity (POR = 0) Set the horizontal sync pulse polarity. 0 Active low 1 Active high A[0] : LFRAME polarity (POR = 0) Set the vertical sync pulse polarity. 0 Active low 1 Active high B[7] : LCD panel mode (POR = 0) 0 Hsync+Vsync +DE mode 1 TTL mode B[6:5] : TFT type (POR = 01) 00, 01 TFT mode 10 Serial RGB mode 11 Serial RGB+dummy mode HPS[10:8] : Set the horizontal panel size (POR = 010) HPS[7:0] : Set the horizontal panel size (POR = 01111111) Horizontal panel size = (HPS + 1) pixels VPS[10:8] : Set the vertical panel size (POR = 001) VPS[7:0] : Set the vertical panel size (POR = 11011111) Vertical panel size = (VPS + 1) lines G[5:3] : Even line RGB sequence (POR = 000) 000 RGB 001 RBG 010 GRB 011 GBR 100 BRG 101 BGR 11x Reserved G[2:1] : Odd line RGB sequence (POR = 000) 000 RGB 001 RBG 010 GRB 011 GBR 100 BRG 101 BGR 11x Reserved Solomon Systech Dec 2008 P 44/86 Rev 0.20 SSD1963 9.36 Get LCD Mode Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 B1h 7 D/C 0 1 1 1 1 1 1 1 D7 1 0 B7 0 HPS7 0 VPS7 0 D6 0 0 B6 0 HPS6 0 VPS6 0 D5 1 A5 B5 0 HPS5 0 VPS5 G5 D4 1 A4 0 0 HPS4 0 VPS4 G4 D3 0 A3 0 0 HPS3 0 VPS3 G3 D2 0 A2 0 HPS10 HPS2 VPS10 VPS2 G2 D1 0 A1 0 HPS9 HPS1 VPS9 VPS1 G1 D0 1 A0 0 HPS8 HPS0 VPS8 VPS0 G0 Hex B1 xx xx xx xx xx xx xx Description Get the current LCD panel mode and resolution A[5] : TFT panel data width(POR = 0) 0 18-bit 1 24-bit A[4] : TFT color depth enhancement enable(POR = 0) 0 Disable FRC or dithering 1 Enable FRC or dithering for color depth enhancement If the panel data width was set to 24-bit, FRC and dithering feature will be disabled automatic regardless the value of this register. A[3] : TFT FRC enable (POR = 0) 0 TFT dithering enable 1 TFT FRC enable A[2] : LSHIFT polarity (POR = 0) The dot clock pulse polarity. 0 Data latch in rising edge 1 Data latch in falling edge A[1] : LLINE polarity (POR = 0) The horizontal sync pulse polarity. 0 Active low 1 Active high A[0] : LFRAME polarity (POR = 0) The vertical sync pulse polarity. 0 Active low 1 Active high B[7] : LCD panel mode(POR = 0) 0 Hsync+Vsync +DE mode 1 TTL mode B[6:5] : TFT type(POR = 01) 00 Reserved 01 TFT mode 10 Serial RGB mode 11 Serial RGB+dummy mode SSD1963 Rev 0.20 P 45/86 Dec 2008 Solomon Systech HPS[10:8] : The horizontal panel size (POR = 010) HPS[7:0] : The horizontal panel size (POR = 01111111) VPS[10:8] : The vertical panel size (POR = 001) VPS[7:0] : The vertical panel size (POR = 11011111) G[5:3] : Even line RGB sequence (POR = 000) 000 RGB 001 RBG 010 GRB 011 GBR 100 BRG 101 BGR 11x Reserved G[2:1] : Odd line RGB sequence (POR = 000) 000 RGB 001 RBG 010 GRB 011 GBR 100 BRG 101 BGR 11x Reserved 9.37 Set Horizontal Period Command Parameters B4h 8 D/C 0 1 1 1 1 1 1 1 1 Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Parameter 8 D7 1 0 HT7 0 HPS7 0 0 LPS7 0 D6 0 0 HT6 0 HPS6 HPW6 0 LPS6 0 D5 1 0 HT5 0 HPS5 HPW5 0 LPS5 0 D4 1 0 HT4 0 HPS4 HPW4 0 LPS4 0 D3 0 0 HT3 0 HPS3 HPW3 0 LPS3 0 D2 1 HT10 HT2 HPS10 HPS2 HPW2 LPS10 LPS2 0 D1 0 HT9 HT1 HPS9 HPS1 HPW1 LPS9 LPS1 LPSPP1 D0 0 HT8 HT0 HPS8 HPS0 HPW0 LPS8 LPS0 LPSPP0 Hex B4 xx xx xx xx xx xx xx xx Description Set front porch HT[10:8] : HT[7:0] : High byte of horizontal total period (display + non-display) in pixel clock (POR = 010) Low byte of the horizontal total period (display + non-display) in pixel clock (POR = 10101111) Horizontal total period = (HT + 1) pixels HPS[10:8] : High byte of the non-display period between the start of the horizontal sync (LLINE) signal and the first display data. (POR = 000) Low byte of the non-display period between the start of the horizontal sync (LLINE) signal and the first display data. (POR = 00100000) For TFT : Horizontal Sync Pulse Start Position = (HPS + 1) pixels For Serial TFT : Horizontal Sync Pulse Start Position = (HPS + 1) pixels + LPSPP subpixels HPS[7:0] : Solomon Systech Dec 2008 P 46/86 Rev 0.20 SSD1963 HPW[6:0] : Set the horizontal sync pulse width (LLINE) in pixel clock. (POR = 000111) Horizontal Sync Pulse Width = (HPW + 1) pixels LPS[10:8] : LPS[7:0] : Set the horizontal sync pulse (LLINE) start location in pixel clock. (POR = 000) Set the horizontal sync pulse width (LLINE) in start. (POR = 00000000) Horizontal Display Period Start Position = LPS pixels LPSPP[1:0] : Set the horizontal sync pulse subpixel start position (POR = 00) Timing refer to Figure 13-4. 9.38 Get Horizontal Period Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Parameter 8 B5h 8 D/C 0 1 1 1 1 1 1 1 1 D7 1 0 HT7 0 HPS7 0 0 LPS7 0 D6 0 0 HT6 0 HPS6 HPW6 0 LPS6 0 D5 1 0 HT5 0 HPS5 HPW5 0 LPS5 0 D4 1 0 HT4 0 HPS4 HPW4 0 LPS4 0 D3 0 0 HT3 0 HPS3 HPW3 0 LPS3 0 D2 1 HT10 HT2 HPS10 HPS2 HPW2 LPS10 LPS2 0 D1 0 HT9 HT1 HPS9 HPS1 HPW1 LPS9 LPS1 LPSPP1 D0 1 HT8 HT0 HPS8 HPS0 HPW0 LPS8 LPS0 LPSPP0 Hex B5 xx xx xx xx xx xx xx xx Description Get current front porch settings HT[10:8] : HT[7:0] : High byte of the horizontal total period (display + non-display) in pixel clock (POR = 010) Low byte of the horizontal total period (display + non-display) in pixel clock (POR = 10101111) HPS[10:8] : High byte of the non-display period between the start of the horizontal sync (LLINE) signal and the first display data. (POR = 000) Low byte of the non-display period between the start of the horizontal sync (LLINE) signal and the first display data. (POR = 00100000) HPS[7:0] : HPW[6:0] : The horizontal sync pulse width (LLINE) in pixel clock. (POR = 000111) LPS[10:8] : LPS[7:0] : High byte of the horizontal sync pulse (LLINE) start location in pixel clock. (POR = 000) Low byte of the horizontal sync pulse width (LLINE) in start. (POR = 00000000) LPSPP[1:0] : The horizontal sync pulse subpixel start position (POR = 00) SSD1963 Rev 0.20 P 47/86 Dec 2008 Solomon Systech 9.39 Set Vertical Period Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 B6h 7 D/C 0 1 1 1 1 1 1 1 D7 1 0 VT7 0 VPS7 0 0 FPS7 D6 0 0 VT6 0 VPS6 VPW6 0 FPS6 D5 1 0 VT5 0 VPS5 VPW5 0 FPS5 D4 1 0 VT4 0 VPS4 VPW4 0 FPS4 D3 0 0 VT3 0 VPS3 VPW3 0 FPS3 D2 1 VT10 VT2 VPS10 VPS2 VPW2 FPS10 FPS2 D1 1 VT9 VT1 VPS9 VPS1 VPW1 FPS9 FPS1 D0 0 VT8 VT0 VPS8 VPS0 VPW0 FPS8 FPS0 Hex B6 xx xx xx xx xx xx xx Description Set the vertical blanking interval between last scan line and next LFRAME pulse VT[10:8] : VT[7:0] : High byte of the vertical total (display + non-display) period in lines (POR = 001) Low byte of the vertical total (display + non-display) period in lines (POR = 11101111) Vertical Total = (VT + 1) lines VPS[10:8] : High byte the non-display period in lines between the start of the frame and the first display data in line. (POR = 000) The non-display period in lines between the start of the frame and the first display data in line. (POR = 00000100) Vertical Sync Pulse Start Position = VPS lines VPS[7:0] : VPW[6:0] : Set the vertical sync pulse width (LFRAME) in lines. (POR = 000001) Vertical Sync Pulse Width = (VPW + 1) lines FPS[10:8] : FPS[7:0] : High byte of the vertical sync pulse (LFRAME) start location in lines. (POR = 000) Low byte of the vertical sync pulse (LFRAME) start location in lines. (POR = 00000000) Vertical Display Period Start Position = FPS lines Timing refer to Figure 13-4. 9.40 Get Vertical Period Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 B7h 7 D/C 0 1 1 1 1 1 1 1 D7 1 0 VT7 0 VPS7 0 0 FPS7 D6 0 0 VT6 0 VPS6 VPW6 0 FPS6 D5 1 0 VT5 0 VPS5 VPW5 0 FPS5 D4 1 0 VT4 0 VPS4 VPW4 0 FPS4 D3 0 0 VT3 0 VPS3 VPW3 0 FPS3 D2 1 VT10 VT2 VPS10 VPS2 VPW2 FPS10 FPS2 D1 1 VT9 VT1 VPS9 VPS1 VPW1 FPS9 FPS1 D0 1 VT8 VT0 VPS8 VPS0 VPW0 FPS8 FPS0 Hex B7 xx xx xx xx xx xx xx Description Get the vertical blanking interval between last scan line and next LFRAME pulse Solomon Systech Dec 2008 P 48/86 Rev 0.20 SSD1963 VT[10:8] : VT[7:0] : High byte of the vertical total (display + non-display) period in lines (POR = 001) Low byte of the vertical total (display + non-display) period in lines (POR = 01111111) VPS[10:8] : High byte of the non-display period in lines between the start of the frame and the first display data in line. (POR = 000) VPS[7:0] : Low byte of the non-display period in lines between the start of the frame and the first display data in line. (POR = 00000100) VPW[6:0] : The vertical sync pulse width (LFRAME) in lines. (POR = 000001) FPS[10:8] : High byte of the vertical sync pulse (LFRAME) start location in lines. (POR = 000) FPS[7:0] : Low byte of the vertical sync pulse (LFRAME) start location in lines. (POR = 00000000) 9.41 Set GPIO Configuration Command Parameters Command Parameter 1 Parameter 2 B8h 2 D/C 0 1 1 D7 1 A7 0 D6 0 A6 0 D5 1 A5 0 D4 1 A4 0 D3 1 A3 0 D2 0 A2 0 D1 0 A1 0 D0 0 A0 B0 Hex B8 xx xx Description Set the GPIOs configuration. If the GPIOs are not used for LCD, set the direction. Otherwise, they are toggled with LCD signals by 0xC0 – 0xCF. A[7] : GPIO3 configuration (POR = 0) 0 GPIO3 is controlled by host 1 GPIO3 is controlled by LCDC A[6] : GPIO2 configuration (POR = 0) 0 GPIO2 is controlled by host 1 GPIO2 is controlled by LCDC A[5] : GPIO1 configuration (POR = 0) 0 GPIO1 is controlled by host 1 GPIO1 is controlled by LCDC A[4] : GPIO0 configuration (POR = 0) 0 GPIO0 is controlled by host 1 GPIO0 is controlled by LCDC A[3] : GPIO3 direction (POR = 0) 0 GPIO3 is input 1 GPIO3 is output A[2] : GPIO3 direction (POR = 0) 0 GPIO2 is input 1 GPIO2 is output A[1] : GPIO1 direction (POR = 0) 0 GPIO1 is input 1 GPIO1 is output A[0] : GPIO0 direction (POR = 0) 0 GPIO0 is input 1 GPIO0 is output SSD1963 Rev 0.20 P 49/86 Dec 2008 Solomon Systech B[0] : GPIO0 direction (POR = 0) 0 GPIO0 is used to control the panel power with Enter Sleep Mode 0x10 or Exit Sleep Mode 0x11. 1 GPIO0 is used as normal GPIO 9.42 Get GPIO Configuration Command Parameters Command Parameter 1 Parameter 2 B9h 2 D/C 0 1 1 D7 1 A7 0 D6 0 A6 0 D5 1 A5 0 D4 1 A4 0 D3 1 A3 0 D2 0 A2 0 D1 0 A1 0 D0 1 A0 B0 Hex B9 xx xx Description Get the current GPIOs configuration A[7] : GPIO3 configuration (POR = 0) 0 GPIO3 is controlled by host 1 GPIO3 is controlled by LCDC A[6] : GPIO2 configuration (POR = 0) 0 GPIO2 is controlled by host 1 GPIO2 is controlled by LCDC A[5] : GPIO1 configuration (POR = 0) 0 GPIO1 is controlled by host 1 GPIO1 is controlled by LCDC A[4] : GPIO0 configuration (POR = 0) 0 GPIO0 is controlled by host 1 GPIO0 is controlled by LCDC A[3] : GPIO3 direction (POR = 0) 0 GPIO3 is input 1 GPIO3 is output A[2] : GPIO3 direction (POR = 0) 0 GPIO2 is input 1 GPIO2 is output A[1] : GPIO1 direction (POR = 0) 0 GPIO1 is input 1 GPIO1 is output A[0] : GPIO0 direction (POR = 0) 0 GPIO0 is input 1 GPIO0 is output B[0] : GPIO0 direction (POR = 0) 0 GPIO0 is used to control the panel power 1 GPIO0 is used as normal GPIO Solomon Systech Dec 2008 P 50/86 Rev 0.20 SSD1963 9.43 Set GPIO Value Command Parameters Command Parameter 1 BAh 1 D/C 0 1 D7 1 0 D6 0 0 D5 1 0 D4 1 0 D3 1 A3 D2 0 A2 D1 1 A1 D0 0 A0 Hex BA xx D5 1 0 D4 1 0 D3 1 A3 D2 0 A2 D1 1 A1 D0 1 A0 Hex BB xx Description Set GPIO value for GPIO configured as output A[3] : GPIO3 value (POR = 0) 0 GPIO3 outputs 0 1 GPIO3 outputs 1 A[2] : GPIO2 value (POR = 0) 0 GPIO2 outputs 0 1 GPIO2 outputs 1 A[1] : GPIO1 value (POR = 0) 0 GPIO1 outputs 0 1 GPIO1 outputs 1 A[0] : GPIO0 value (POR = 0) 0 GPIO0 outputs 0 1 GPIO0 outputs 1 9.44 Get GPIO Value Command Parameters Command Parameter 1 BBh 1 D/C 0 1 D7 1 0 D6 0 0 Description Read current GPIO status. If the individual GPIO was configured as input, the value is the status of the corresponding pin. Otherwise, it is the programmed value. A[3] : GPIO3 value (POR : depends on pad value) 0 GPIO3 is pulled low 1 GPIO3 is pulled high A[2] : GPIO2 value (POR : depends on pad value) 0 GPIO2 is pulled low 1 GPIO2 is pulled high A[1] : GPIO1 value (POR : depends on pad value) 0 GPIO1 is pulled low 1 GPIO1 is pulled high A[0] : GPIO0 value (POR : depends on pad value) 0 GPIO0 is pulled low 1 GPIO0 is pulled high SSD1963 Rev 0.20 P 51/86 Dec 2008 Solomon Systech 9.45 Set Post Proc Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 BCh 4 D/C 0 1 1 1 1 D7 1 A7 B7 C7 0 D6 0 A6 B6 C6 0 D5 1 A5 B5 C5 0 D4 1 A4 B4 C4 0 D3 1 A3 B3 C3 0 D2 1 A2 B2 C2 0 D1 0 A1 B1 C1 0 D0 0 A0 B0 C0 D0 Hex BC xx xx xx xx D4 1 A4 B4 C4 0 D3 1 A3 B3 C3 0 D2 1 A2 B2 C2 0 D1 0 A1 B1 C1 0 D0 1 A0 B0 C0 D0 Hex BD xx xx xx xx Description Set the image post processor A[7:0] : Set the contrast value (POR = 01000000) B[7:0] : Set the brightness value (POR = 10000000) C[7:0] : Set the saturation value (POR = 01000000) D[0] : Post Processor Enable (POR = 0) 0 Disable the postprocessor 1 Enable the postprocessor 9.46 Get Post Proc Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 BDh 4 D/C 0 1 1 1 1 D7 1 A7 B7 C7 0 D6 0 A6 B6 C6 0 D5 1 A5 B5 C5 0 Description Get the image post processor A[7:0] : Get the contrast value (POR = 01000000) B[7:0] : Get the brightness value (POR = 10000000) C[7:0] : Get the saturation value (POR = 01000000) D[0] : Post Processor Enable (POR = 0) 0 Disable the postprocessor 1 Enable the postprocessor Solomon Systech Dec 2008 P 52/86 Rev 0.20 SSD1963 9.47 Set PWM Configuration Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 BEh 6 D/C 0 1 1 1 1 1 1 D7 D6 D5 D4 D3 D2 D1 D0 1 0 1 1 1 1 1 0 PWMF7 PWMF6 PWMF5 PWMF4 PWMF3 PWMF2 PWMF1 PWMF0 PWM7 PWM6 PWM5 PWM4 PWM3 PWM2 PWM1 PWM0 0 0 0 0 C3 0 0 C0 D7 D6 D5 D4 D3 D2 D1 D0 E7 E6 E5 E4 E3 E2 E1 E0 0 0 0 0 F3 F2 F1 F0 Hex BE xx xx xx xx xx xx Description Set the PWM configuration PWMF[7:0] : Set the PWM frequency in system clock (POR = 00000000) PWM signal frequency = PLL clock / (256 * PWMF[7:0]) / 256 PWM[7:0] : Set the PWM duty cycle (POR = 00000000) PWM duty cycle = PWM[7:0] / 256 Note : PWM always 0 if PWM[7:0] = 00h Figure 9-19: PWM signal Period = 1/ PWM Freq PWM PWM[7:0]/256 * Period C[3] : PWM configuration (POR = 0) 0 PWM controlled by host 1 PWM controlled by DBC C[0] : PWM enable (POR = 0) 0 PWM disable 1 PWM enable D[7:0] : DBC manual brightness (POR = 00000000) Set the brightness level 00 Dimmest FF brightest E[7:0] : DBC minimum brightness (POR = 00000000) Set the minimum brightness level 00 Dimmest FF Brightest F[3:0] : Brightness prescaler (POR = 0000) Set the brightness prescaler 0 Dimmest F Brightest SSD1963 Rev 0.20 P 53/86 Dec 2008 Solomon Systech 9.48 Get PWM Configuration Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 BFh 7 D/C 0 1 1 1 1 1 1 1 D7 1 PWMF7 PWM7 0 D7 E7 0 G7 D6 0 PWMF6 PWM6 0 D6 E6 0 G6 D5 1 PWMF5 PWM5 0 D5 E5 0 G5 D4 1 PWMF4 PWM4 0 D4 E4 0 G4 D3 1 PWMF3 PWM3 C3 D3 E3 F3 G3 D2 1 PWMF2 PWM2 0 D2 E2 F2 G2 D1 1 PWMF1 PWM1 0 D1 E1 F1 G1 D0 1 PWMF0 PWM0 C0 D0 E0 F0 G0 Hex BF xx xx xx xx xx xx xx Description Get the PWM configuration PWMF[7:0] : Get the PWM frequency in system clock (POR = 00000000) PWM[7:0] : Get the PWM duty cycle (POR = 00000000) C[3] : PWM configuration (POR = 0) 0 PWM controlled by host 1 PWM controlled by DBC C[0] : PWM enable (POR = 0) 0 PWM disable 1 PWM enable D[7:0] : DBC manual brightness (POR = 00000000) Set the brightness level 00 Dimmest FF brightest When Manual Brightness Mode (0xD0 A[6]) is enabled, the final DBC duty cycle output will be multiplied by this Manual Brightness value / 255. E[7:0] : DBC minimum brightness (POR = 00000000) Set the minimum brightness level. DBC duty cycle output will be limited by this value. This will prevent from backlight being too dark or off. 00 Dimmest FF Brightest F[3:0] : Brightness prescaler (POR = 0000) Set the brightness prescaler 0 Dimmest F Brightest This field is valid when Transition Effect (0xD0 A[5]) is on. G[7:0] : Dynamic backlight duty cycle : Get the current PWM duty cycle controlled by PWM (POR = 00000000) Solomon Systech Dec 2008 P 54/86 Rev 0.20 SSD1963 9.49 Set LCD Gen0 Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 C0h 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF07 0 GR07 F7 GP07 D6 1 0 0 GF06 0 GR06 F6 GP06 D5 0 0 0 GF05 0 GR05 F5 GP05 D4 0 0 0 GF04 0 GR04 F4 GP04 D3 0 0 0 GF03 0 GR03 F3 GP03 D2 0 0 GF02 GF02 GR02 GR02 GP02 GP02 D1 0 0 GF01 GF01 GR01 GR01 GP01 GP01 D0 0 0 GF00 GF00 GR00 GR00 GP00 GP00 Hex C0 xx xx xx xx xx xx xx Description Set the rise, fall, period and toggling properties of LCD signal generator 0 A[7] : Reset LCD generator 0 at every frame start 0 The generator 0 will not reset in the starting point of a frame 1 The generator 0 will reset in the starting point of a frame GF0[10:8] : The highest 3 bits of the generator 0 falling position (POR = 000) GF0[7:0] : The lower byte of the generator 0 falling position (POR = 00000001) GR0[10:8] : The highest 3 bits of the generator 0 rising position (POR = 000) GR0[7:0] : The lower byte of the generator 0 rising position (POR = 00000000) F[7] : Force the generator 0 output to 0 in non-display period 0 generator 0 is normal 1 generator 0 output is forced to zero in non-display period F[6:5] : Force the generator 0 output to 0 in odd or even lines 00 generator 0 is normal in both odd and even lines 01 generator 0 output is force to 0 in odd lines 10 generator 0 output is force to 0 in even lines 11 generator 0 is normal in both odd and even line F[4:3] : Generator 0 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP0[10:8] : The highest 3 bits of the generator 0 period (POR = 100) GP0[7:0] : The lower byte of the generator 0 period (POR = 00000000) SSD1963 Rev 0.20 P 55/86 Dec 2008 Solomon Systech 9.50 Get LCD Gen0 Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 C1h 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF07 0 GR07 F7 GP07 D6 1 0 0 GF06 0 GR06 F6 GP06 D5 0 0 0 GF05 0 GR05 F5 GP05 D4 0 0 0 GF04 0 GR04 F4 GP04 D3 0 0 0 GF03 0 GR03 F3 GP03 D2 0 0 GF02 GF02 GR02 GR02 GP02 GP02 D1 0 0 GF01 GF01 GR01 GR01 GP01 GP01 D0 1 0 GF00 GF00 GR00 GR00 GP00 GP00 Hex C1 xx xx xx xx xx xx xx Description Get the rise, fall, period and toggling properties of LCD signal generator 0 A[7] : Reset LCD generator 0 at every frame start 0 The generator 0 will not reset in the starting point of a frame 1 The generator 0 will reset in the starting point of a frame GF0[10:8] : The highest 3 bits of the generator 0 falling position (POR = 000) GF0[7:0] : The lower byte of the generator 0 falling position (POR = 00000001) GR0[10:8] : The highest 3 bits of the generator 0 rising position (POR = 000) GR0[7:0] : The lower byte of the generator 0 rising position (POR = 00000000) F[7] : Force the generator 0 output to 0 in non-display period 0 generator 0 is normal 1 generator 0 output is forced to zero in non-display period F[6:5] : Force the generator 0 output to 0 in odd or even lines 00 generator 0 is normal in both odd and even lines 01 generator 0 output is force to 0 in odd lines 10 generator 0 output is force to 0 in even lines 11 generator 0 is normal in both odd and even line F[4:3] : Generator 0 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP0[10:8] : The highest 3 bits of the generator 0 period (POR = 100) GP0[7:0] : The lower byte of the generator 0 period (POR = 00000000) Solomon Systech Dec 2008 P 56/86 Rev 0.20 SSD1963 9.51 Set LCD Gen1 Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 C2h 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF17 0 GR17 F7 GP17 D6 1 0 0 GF16 0 GR16 F6 GP16 D5 0 0 0 GF15 0 GR15 F5 GP15 D4 0 0 0 GF14 0 GR14 F4 GP14 D3 0 0 0 GF13 0 GR13 F3 GP13 D2 0 0 GF12 GF12 GR12 GR12 GP12 GP12 D1 1 0 GF11 GF11 GR11 GR11 GP11 GP11 D0 0 0 GF10 GF10 GR10 GR10 GP10 GP10 Hex C2 xx xx xx xx xx xx xx Description Set the rise, fall, period and toggling properties of LCD signal generator 1 A[7] : Reset LCD generator 1 at every frame start 0 The generator 1 will not reset in the starting point of a frame 1 The generator 1 will reset in the starting point of a frame GF1[10:8] : The highest 3 bits of the generator 1 falling position (POR = 000) GF1[7:0] : The lower byte of the generator 1 falling position (POR = 00000001) GR1[10:8] : The highest 3 bits of the generator 1 rising position (POR = 000) GR1[7:0] : The lower byte of the generator 1 rising position (POR = 00000000) F[7] : Force the generator 1 output to 0 in non-display period 0 generator 1 is normal 1 generator 1 output is forced to zero in non-display period F[6:5] : Force the generator 1 output to 0 in odd or even lines 00 generator 1 is normal in both odd and even lines 01 generator 1 output is force to 0 in odd lines 10 generator 1 output is force to 0 in even lines 11 generator 1 is normal in both odd and even line F[4:3] : Generator 1 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP1[10:8] : The highest 3 bits of the generator 1 period (POR = 100) GP1[7:0] : The lower byte of the generator 1 period (POR = 00000000) SSD1963 Rev 0.20 P 57/86 Dec 2008 Solomon Systech 9.52 Get LCD Gen1 Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 C3h 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF17 0 GR17 F7 GP17 D6 1 0 0 GF16 0 GR16 F6 GP16 D5 0 0 0 GF15 0 GR15 F5 GP15 D4 0 0 0 GF14 0 GR14 F4 GP14 D3 0 0 0 GF13 0 GR13 F3 GP13 D2 0 0 GF12 GF12 GR12 GR12 GP12 GP12 D1 1 0 GF11 GF11 GR11 GR11 GP11 GP11 D0 1 0 GF10 GF10 GR10 GR10 GP10 GP10 Hex C3 xx xx xx xx xx xx xx Description Get the rise, fall, period and toggling properties of LCD signal generator 1 A[7] : Reset LCD generator 1 at every frame start 0 The generator 1 will not reset in the starting point of a frame 1 The generator 1 will reset in the starting point of a frame GF1[10:8] : The highest 3 bits of the generator 1 falling position (POR = 000) GF1[7:0] : The lower byte of the generator 1 falling position (POR = 00000001) GR1[10:8] : The highest 3 bits of the generator 1 rising position (POR = 000) GR1[7:0] : The lower byte of the generator 1 rising position (POR = 00000000) F[7] : Force the generator 1 output to 0 in non-display period 0 generator 1 is normal 1 generator 1 output is forced to zero in non-display period F[6:5] : Force the generator 1 output to 0 in odd or even lines 00 generator 1 is normal in both odd and even lines 01 generator 1 output is force to 0 in odd lines 10 generator 1 output is force to 0 in even lines 11 generator 1 is normal in both odd and even line F[4:3] : Generator 1 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP1[10:8] : The highest 3 bits of the generator 1 period (POR = 100) GP1[7:0] : The lower byte of the generator 1 period (POR = 00000000) Solomon Systech Dec 2008 P 58/86 Rev 0.20 SSD1963 9.53 Set LCD Gen2 Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 C4h 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF27 0 GR27 F7 GP27 D6 1 0 0 GF26 0 GR26 F6 GP26 D5 0 0 0 GF25 0 GR25 F5 GP25 D4 0 0 0 GF24 0 GR24 F4 GP24 D3 0 0 0 GF23 0 GR23 F3 GP23 D2 1 0 GF22 GF22 GR22 GR22 GP22 GP22 D1 0 0 GF21 GF21 GR21 GR21 GP21 GP21 D0 0 0 GF20 GF20 GR20 GR20 GP20 GP20 Hex C4 xx xx xx xx xx xx xx Description Set the rise, fall, period and toggling properties of LCD signal generator 2 A[7] : Reset LCD generator 2 at every frame start 0 The generator 2 will not reset in the starting point of a frame 1 The generator 2 will reset in the starting point of a frame GF2[10:8] : The highest 3 bits of the generator 2 falling position (POR = 000) GF2[7:0] : The lower byte of the generator 2 falling position (POR = 00000001) GR2[10:8] : The highest 3 bits of the generator 2 rising position (POR = 000) GR2[7:0] : The lower byte of the generator 2 rising position (POR = 00000000) F[7] : Force the generator 2 output to 0 in non-display period 0 generator 2 is normal 1 generator 2 output is forced to zero in non-display period F[6:5] : Force the generator 2 output to 0 in odd or even lines 00 generator 2 is normal in both odd and even lines 01 generator 2 output is force to 0 in odd lines 10 generator 2 output is force to 0 in even lines 11 generator 2 is normal in both odd and even line F[4:3] : Generator 2 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP2[10:8] : The highest 3 bits of the generator 2 period (POR = 100) GP2[7:0] : The lower byte of the generator 2 period (POR = 00000000) SSD1963 Rev 0.20 P 59/86 Dec 2008 Solomon Systech 9.54 Get LCD Gen2 Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 C5h 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF27 0 GR27 F7 GP27 D6 1 0 0 GF26 0 GR26 F6 GP26 D5 0 0 0 GF25 0 GR25 F5 GP25 D4 0 0 0 GF24 0 GR24 F4 GP24 D3 0 0 0 GF23 0 GR23 F3 GP23 D2 1 0 GF22 GF22 GR22 GR22 GP22 GP22 D1 0 0 GF21 GF21 GR21 GR21 GP21 GP21 D0 1 0 GF20 GF20 GR20 GR20 GP20 GP20 Hex C5 xx xx xx xx xx xx xx Description Get the rise, fall, period and toggling properties of LCD signal generator 2 A[7] : Reset LCD generator 2 at every frame start 0 The generator 2 will not reset in the starting point of a frame 1 The generator 2 will reset in the starting point of a frame GF2[10:8] : The highest 3 bits of the generator 2 falling position (POR = 000) GF2[7:0] : The lower byte of the generator 2 falling position (POR = 00000001) GR2[10:8] : The highest 3 bits of the generator 2 rising position (POR = 000) GR2[7:0] : The lower byte of the generator 2 rising position (POR = 00000000) F[7] : Force the generator 2 output to 0 in non-display period 0 generator 2 is normal 1 generator 2 output is forced to zero in non-display period F[6:5] : Force the generator 2 output to 0 in odd or even lines 00 generator 2 is normal in both odd and even lines 01 generator 2 output is force to 0 in odd lines 10 generator 2 output is force to 0 in even lines 11 generator 2 is normal in both odd and even line F[4:3] : Generator 2 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP2[10:8] : The highest 3 bits of the generator 2 period (POR = 100) GP2[7:0] : The lower byte of the generator 2 period (POR = 00000000) Solomon Systech Dec 2008 P 60/86 Rev 0.20 SSD1963 9.55 Set LCD Gen3 Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 C6h 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF37 0 GR37 F7 GP37 D6 1 0 0 GF36 0 GR36 F6 GP36 D5 0 0 0 GF35 0 GR35 F5 GP35 D4 0 0 0 GF34 0 GR34 F4 GP34 D3 0 0 0 GF33 0 GR33 F3 GP33 D2 1 0 GF32 GF32 GR32 GR32 GP32 GP32 D1 1 0 GF31 GF31 GR31 GR31 GP31 GP31 D0 0 0 GF30 GF30 GR30 GR30 GP30 GP30 Hex C6 xx xx xx xx xx xx xx Description Set the rise, fall, period and toggling properties of LCD signal generator 3 A[7] : Reset LCD generator 3 at every frame start 0 The generator 3 will not reset in the starting point of a frame 1 The generator 3 will reset in the starting point of a frame GF3[10:8] : The highest 3 bits of the generator 3 falling position (POR = 000) GF3[7:0] : The lower byte of the generator 3 falling position (POR = 00000001) GR3[10:8] : The highest 3 bits of the generator 3 rising position (POR = 000) GR3[7:0] : The lower byte of the generator 3 rising position (POR = 00000000) F[7] : Force the generator 3 output to 0 in non-display period 0 generator 3 is normal 1 generator 3 output is forced to zero in non-display period F[6:5] : Force the generator 3 output to 0 in odd or even lines 00 generator 3 is normal in both odd and even lines 01 generator 3 output is force to 0 in odd lines 10 generator 3 output is force to 0 in even lines 11 generator 3 is normal in both odd and even line F[4:3] : Generator 3 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP3[10:8] : The highest 3 bits of the generator 3 period (POR = 100) GP3[7:0] : The lower byte of the generator 3 period (POR = 00000000) SSD1963 Rev 0.20 P 61/86 Dec 2008 Solomon Systech 9.56 Get LCD Gen3 Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 C7h 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF37 0 GR37 F7 GP37 D6 1 0 0 GF36 0 GR36 F6 GP36 D5 0 0 0 GF35 0 GR35 F5 GP35 D4 0 0 0 GF34 0 GR34 F4 GP34 D3 0 0 0 GF33 0 GR33 F3 GP33 D2 1 0 GF32 GF32 GR32 GR32 GP32 GP32 D1 1 0 GF31 GF31 GR31 GR31 GP31 GP31 D0 1 0 GF30 GF30 GR30 GR30 GP30 GP30 Hex C7 xx xx xx xx xx xx xx Description Get the rise, fall, period and toggling properties of LCD signal generator 3 A[7] : Reset LCD generator 3 at every frame start 0 The generator 3 will not reset in the starting point of a frame 1 The generator 3 will reset in the starting point of a frame GF3[10:8] : The highest 3 bits of the generator 3 falling position (POR = 000) GF3[7:0] : The lower byte of the generator 3 falling position (POR = 00000001) GR3[10:8] : The highest 3 bits of the generator 3 rising position (POR = 000) GR3[7:0] : The lower byte of the generator 3 rising position (POR = 00000000) F[7] : Force the generator 3 output to 0 in non-display period 0 generator 3 is normal 1 generator 3 output is forced to zero in non-display period F[6:5] : Force the generator 3 output to 0 in odd or even lines 00 generator 3 is normal in both odd and even lines 01 generator 3 output is force to 0 in odd lines 10 generator 3 output is force to 0 in even lines 11 generator 3 is normal in both odd and even line F[4:3] : Generator 3 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP3[10:8] : The highest 3 bits of the generator 3 period (POR = 100) GP3[7:0] : The lower byte of the generator 3 period (POR = 00000000) Solomon Systech Dec 2008 P 62/86 Rev 0.20 SSD1963 9.57 Set GPIO0 ROP Command Parameters Command Parameter 1 Parameter 2 C8h 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 0 A2 B2 D1 0 A1 B1 D0 0 A0 B0 Hex C8 xx xx Description Set the GPIO0 with respect to the LCD signal generators using ROP3 operation. No effect if the GPIO0 is configured as general GPIO. A[6:5] : Source 1 for GPIO0 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[3:2] : Source 2 for GPIO0 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO0 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP3 operation between source 1, 2 and 3 for GPIO0 (POR = 00000000) Please refer to the ROP3 operation table 9.58 Get GPIO0 ROP Command Parameters Command Parameter 1 Parameter 2 C9h 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 0 A2 B2 D1 0 A1 B1 D0 1 A0 B0 Hex C9 xx xx Description Get the GPIO0 properties with respect to the LCD signal generators. A[6:5] : Source 1 for GPIO0 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 SSD1963 Rev 0.20 P 63/86 Dec 2008 Solomon Systech A[3:2] : Source 2 for GPIO0 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO0 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP3 operation between source 1, 2 and 3 for GPIO0 (POR = 00000000) Please refer to the ROP3 operation table 9.59 Set GPIO1 ROP Command Parameters Command Parameter 1 Parameter 2 CAh 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 0 A2 B2 D1 1 A1 B1 D0 0 A0 B0 Hex CA xx xx Description Set the GPIO1 with respect to the LCD signal generators using ROP3 operation. No effect if the GPIO1 is configured as general GPIO. A[6:5] : Source 1 for GPIO1 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[3:2] : Source 2 for GPIO1 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO1 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP3 operation between source 1, 2 and 3 for GPIO1 (POR = 00000000) Please refer to the ROP3 operation table Solomon Systech Dec 2008 P 64/86 Rev 0.20 SSD1963 9.60 Get GPIO1 ROP Command Parameters Command Parameter 1 Parameter 2 CBh 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 0 A2 B2 D1 1 A1 B1 D0 1 A0 B0 Hex CB xx xx D1 0 A1 B1 D0 0 A0 B0 Hex CC xx xx Description Get the GPIO1 properties with respect to the LCD signal generators. A[6:5] : Source 1 for GPIO1 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[3:2] : Source 2 for GPIO1 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO1 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP3 operation between source 1, 2 and 3 for GPIO1 (POR = 00000000) Please refer to the ROP3 operation table 9.61 Set GPIO2 ROP Command Parameters Command Parameter 1 Parameter 2 CCh 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 1 A2 B2 Description Set the GPIO2 with respect to the LCD signal generators using ROP3 operation. No effect if the GPIO2 is configured as general GPIO. A[6:5] : Source 1 for GPIO2 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 SSD1963 Rev 0.20 P 65/86 Dec 2008 Solomon Systech A[3:2] : Source 2 for GPIO2 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO2 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP3 operation between source 1, 2 and 3 for GPIO2 (POR = 00000000) Please refer to the ROP3 operation table 9.62 Get GPIO2 ROP Command Parameters Command Parameter 1 Parameter 2 CDh 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 1 A2 B2 D1 0 A1 B1 D0 1 A0 B0 Hex CD xx xx Description Get the GPIO2 properties with respect to the LCD signal generators. A[6:5] : Source 1 for GPIO2 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[3:2] : Source 2 for GPIO2 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO2 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP3 operation between source 1, 2 and 3 for GPIO2 (POR = 00000000) Please refer to the ROP3 operation table Solomon Systech Dec 2008 P 66/86 Rev 0.20 SSD1963 9.63 Set GPIO3 ROP Command Parameters Command Parameter 1 Parameter 2 CEh 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 1 A2 B2 D1 1 A1 B1 D0 0 A0 B0 Hex CE xx xx Description Set the GPIO3 with respect to the LCD signal generators using ROP3 operation. No effect if the GPIO3 is configured as general GPIO. A[6:5] : Source 1 for GPIO3 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[3:2] : Source 2 for GPIO3 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO3 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP3 operation between source 1, 2 and 3 for GPIO3 (POR = 00000000) Please refer to the ROP3 operation table 9.64 Get GPIO3 ROP Command Parameters Command Parameter 1 Parameter 2 CFh 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 1 A2 B2 D1 1 A1 B1 D0 1 A0 B0 Hex CF xx xx Description Get the GPIO3 properties with respect to the LCD signal generators. A[6:5] : Source 1 for GPIO3 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 SSD1963 Rev 0.20 P 67/86 Dec 2008 Solomon Systech A[3:2] : Source 2 for GPIO3 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO3 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP3 operation between source 1, 2 and 3 for GPIO3 (POR = 00000000) Please refer to the ROP3 operation table 9.65 Set DBC Configuration Command Parameters Command Parameter 1 D0h 1 D/C 0 1 D7 1 0 D6 1 A6 D5 0 A5 D4 1 0 D3 0 A3 D2 0 A2 D1 0 0 D0 0 A0 Hex D0 xx Description Set the Dynamic Backlight Control configuration. A[6] : DBC Manual Brightness enable (POR = 1) 0 Enable 1 Disable A[5] : Transition effect (POR = 0) 0 Transition effect disable 1 Transition effect enable Transition effect is used to remove visible backlight flickering. If rapid brightness change is required, it is recommended to enable this bit. A[3:2] : Energy saving selection for DBC (POR = 00) 00 DBC is disable 01 Conservative mode 10 Normal mode 11 Aggressive mode A[0] : Master enable of DBC (POR = 0) 0 DBC disable 1 DBC enable Solomon Systech Dec 2008 P 68/86 Rev 0.20 SSD1963 The hardware pin, PWM is the output signal from SSD1963 to the system backlight driver. So it should configure PWM module before enable DBC. WRITE COMMAND “0xBE” WRITE DATA “0x0E” (set PWM frequency) WRITE DATA “0xFF” (dummy value if DBC is used) WRITE DATA “0x09” (enable PWM controlled by DBC) WRITE DATA “0xFF” WRITE DATA “0x00” WRITE DATA “0x00” WRITE COMMAND “0xD4” WRITE DATA ….. (Define the threshold value) WRITE COMMAND “0xD0” WRITE DATA “0x0D” (Enable DBC with Aggressive mode) 9.66 Get DBC Configuration Command Parameters Command Parameter 1 D1h 1 D/C 0 1 D7 1 0 D6 1 A6 D5 0 A5 D4 1 0 D3 0 A3 D2 0 A2 D1 0 1 D0 1 A0 Hex D1 xx Description Get the current dynamic back light configuration. A[6] : DBC Manual Brightness enable (POR = 1) 0 Enable 1 Disable A[5] : Transition effect (POR = 0) 0 Transition effect disable 1 Transition effect enable A[3:2] : Energy saving selection for DBC (POR = 00) 00 DBC is disable 01 Conservative mode 10 Normal mode 11 Aggressive mode A[0] : Master enable DBC (POR = 0) 0 DBC disable 1 DBC enable SSD1963 Rev 0.20 P 69/86 Dec 2008 Solomon Systech 9.67 Set DBC Threshold Command Parameters Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Parameter 8 Parameter 9 D4h 9 D/C D7 D6 D5 D4 D3 D2 D1 D0 Hex 0 1 1 0 1 0 1 1 0 0 0 0 0 0 0 0 D4 0 DBC_TH116 xx 1 DBC_TH115 DBC_TH114 DBC_TH113 DBC_TH112 DBC_TH111 DBC_TH110 DBC_TH19 DBC_TH18 xx 1 DBC_TH17 xx 1 0 DBC_TH16 DBC_TH15 DBC_TH14 DBC_TH13 DBC_TH12 DBC_TH11 DBC_TH10 DBC_TH216 xx 1 DBC_TH215 DBC_TH214 DBC_TH213 DBC_TH212 DBC_TH211 DBC_TH210 DBC_TH29 DBC_TH28 0 0 0 0 0 0 xx 1 DBC_TH27 xx 1 0 DBC_TH26 DBC_TH25 DBC_TH24 DBC_TH23 DBC_TH22 DBC_TH21 DBC_TH20 0 0 0 0 0 0 DBC_TH316 xx 1 DBC_TH315 DBC_TH314 DBC_TH313 DBC_TH312 DBC_TH311 DBC_TH310 DBC_TH39 DBC_TH38 xx 1 DBC_TH37 xx DBC_TH36 DBC_TH35 DBC_TH34 DBC_TH33 DBC_TH32 DBC_TH31 DBC_TH30 Description Set the threshold for each level of power saving. DBC_TH1[16] : High byte of the threshold setting for the Conservative mode of DBC. (POR = 0) DBC_TH1[15:8] : 2nd byte of the threshold setting for the Conservative mode of DBC. (POR = 00000000) DBC_TH1[7:0] : Low byte of the threshold setting for the Conservative mode of DBC. (POR = 00000000) TH1 = display width * display height * 3 * 0.1 /16 DBC_TH2[16] : High byte of the threshold setting for the Normal mode of DBC. (POR = 0) DBC_TH2[15:8] : 2nd byte of the threshold setting for the Normal mode of DBC. (POR = 00000000) DBC_TH2[7:0] : Low byte of the threshold setting for the Normal mode of DBC. (POR = 00000000) TH2 = display width * display height * 3 * 0.25 /16 DBC_TH3[16] : High byte of the threshold setting for the Aggressive mode of DBC. (POR = 0) DBC_TH3[15:8] : 2nd byte of the threshold setting for the Aggressive mode of DBC. (POR = 00000000) DBC_TH3[7:0] : Low byte of the threshold setting for the Aggressive mode of DBC. (POR = 00000000) TH3 = display width * display height * 3 * 0.6 /16 Solomon Systech Dec 2008 P 70/86 Rev 0.20 SSD1963 9.68 Get DBC Threshold Command Parameters D5h 9 D/C D7 0 1 1 0 Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Parameter 8 Parameter 9 D0 Hex 0 1 D5 0 DBC_TH116 xx 1 DBC_TH115 DBC_TH114 DBC_TH113 DBC_TH112 DBC_TH111 DBC_TH110 DBC_TH19 DBC_TH18 xx 1 DBC_TH17 DBC_TH16 DBC_TH15 DBC_TH14 DBC_TH13 DBC_TH12 DBC_TH11 DBC_TH10 xx 1 D6 0 D5 D4 D3 D2 D1 1 0 1 0 1 0 0 0 0 0 DBC_TH216 xx 1 DBC_TH215 DBC_TH214 DBC_TH213 DBC_TH212 DBC_TH211 DBC_TH210 DBC_TH29 DBC_TH28 xx 1 DBC_TH27 DBC_TH26 DBC_TH25 DBC_TH24 DBC_TH23 DBC_TH22 DBC_TH21 DBC_TH20 xx 1 0 0 0 0 0 0 0 0 0 0 0 0 0 DBC_TH316 xx 1 DBC_TH315 DBC_TH314 DBC_TH313 DBC_TH312 DBC_TH311 DBC_TH310 DBC_TH39 DBC_TH38 xx 1 DBC_TH37 DBC_TH36 DBC_TH35 DBC_TH34 DBC_TH33 DBC_TH32 DBC_TH31 DBC_TH30 xx Description Get the threshold for each level of power saving. DBC_TH1[16] : High byte of the threshold setting for the Conservative mode of DBC. (POR = 0) DBC_TH1[15:8] : 2nd byte of the threshold setting for the Conservative mode of DBC. (POR = 00000000) DBC_TH1[7:0] : Low byte of the threshold setting for the Conservative mode of DBC. (POR = 00000000) DBC_TH2[16] : High byte of the threshold setting for the Normal mode of DBC. (POR = 0) DBC_TH2[15:8] : 2nd byte of the threshold setting for the Normal mode of DBC. (POR = 00000000) DBC_TH2[7:0] : Low byte of the threshold setting for the Normal mode of DBC. (POR = 00000000) DBC_TH3[16] : High byte of the threshold setting for the Aggressive mode of DBC. (POR = 0) DBC_TH3[15:8] : 2nd byte of the threshold setting for the Aggressive mode of DBC. (POR = 00000000) DBC_TH3[7:0] : Low byte of the threshold setting for the Aggressive mode of DBC. (POR = 00000000) 9.69 Set PLL Command Parameters Command Parameter 1 E0h 1 D/C 0 1 D7 1 0 D6 1 0 D5 1 0 D4 0 0 D3 0 0 D2 0 0 D1 0 A1 D0 0 A0 Hex E0 xx Description Start the PLL. Before the start, the system was operated with the crystal oscillator or clock input. A[1] : Lock PLL (POR = 0) After PLL enabled for 100us, can start to lock PLL 0 Use reference clock as system clock 1 Use PLL output as system clock A[0] : Enable PLL (POR = 0) 0 Disable PLL 1 Enable PLL SSD1963 Rev 0.20 P 71/86 Dec 2008 Solomon Systech SSD1963 needed to switch to PLL output as system clock after PLL is locked. The following is the program sequence. WRITE COMMAND “0xE0” WRITE DATA “0x01” Wait 100us to let the PLL stable WRITE DATA “0x03” * Note : SSD1963 is operating under reference clock before PLL is locked, registers cannot be set faster than half of the reference clock frequency. For instance, SSD1963 with a 10MHz reference clock is not allowed to be programmed higher than 5M words/s. 9.70 Set PLL MN Command Parameters Command Parameter 1 Parameter 2 Parameter 3 E2h 3 D/C 0 1 1 1 D7 1 N7 0 0 D6 1 N6 0 0 D5 1 N5 0 0 D4 0 N4 0 0 D3 0 N3 M3 0 D2 0 N2 M2 C2 D1 1 N1 M1 0 D0 0 N0 M0 0 Hex E2 xx xx xx Description Set the MN of PLL N[7:0] : Multiplier (N) of PLL. (POR = 00101101) M[3:0] : Divider (M) of PLL. (POR = 0011) C[2] : Effectuate MN value (POR = 0) 0 Ignore the multiplier (N) and divider (M) values in A[7:0] and B[7:0] 1 Effectuate the multiplier and divider value VCO = Reference input clock x N PLL frequency = VCO / M * Note : 250MHz < VCO < 800MHz For a 10MHz reference clock to obtain 115MHz PLL frequency, user cannot program N = 23 and M = 2. The closet setting in this situation is setting N=34 and M=3, where 10 x 34 / 3 = 113.33MHz. WRITE COMMAND “0xE2” WRITE DATA “0x21” (N=34) WRITE DATA “0x02” (M=3) WRITE DATA “0x54” (Dummy Byte) Solomon Systech Dec 2008 P 72/86 Rev 0.20 SSD1963 9.71 Get PLL MN Command Parameters Command Parameter 1 Parameter 2 Parameter 3 E3h 3 D/C 0 1 1 1 D7 1 N7 0 0 D6 1 N6 0 0 D5 1 N5 0 0 D4 0 N4 0 0 D3 0 N3 M3 0 D2 0 N2 M2 C2 D1 1 N1 M1 0 D0 1 N0 M0 0 Hex E3 xx xx xx Description Get the MN setting of PLL N[7:0] : Multiplier (N) of PLL. (POR = 00101101) M[3:0] : Divider (M) of PLL. (POR = 0011) C[2] : Effectuate MN value (POR = 0) 0 Ignore the multiplier (N) and divider (M) values in A[7:0] and B[7:0] 1 Effectuate the multiplier and divider value 9.72 Get PLL Status Command Parameters Command Parameter 1 E4h 1 D/C 0 1 D7 1 0 D6 1 0 D5 1 0 D4 0 0 D3 0 0 D2 1 A2 D1 0 0 D0 0 0 Hex E4 xx D6 1 D5 1 D4 0 D3 0 D2 1 D1 0 D0 1 Hex E5 Description Get the PLL status A[2] : PLL Lock 0 Not locked 1 Locked 9.73 Set Deep Sleep Command Parameters Command E5h None D/C 0 D7 1 Description Set deep sleep mode. PLL would be stopped. It needs to issue 2 dummy read to exit Deep Sleep mode. SSD1963 Rev 0.20 P 73/86 Dec 2008 Solomon Systech 9.74 Set LSHIFT Frequency Command Parameters Command Parameter 1 Parameter 2 Parameter 3 E6h 3 D/C D7 D6 D5 D4 0 1 1 1 0 1 0 0 0 0 D3 D2 D1 D0 Hex 0 1 1 0 E6 LCDC_FPR19 LCDC_FPR18 LCDC_FPR17 LCDC_FPR16 xx 1 LCDC_FPR15 LCDC_FPR14 LCDC_FPR13 LCDC_FPR12 LCDC_FPR11 LCDC_FPR10 LCDC_FPR9 LCDC_FPR8 xx 1 LCDC_FPR7 LCDC_FPR6 LCDC_FPR 5 LCDC_FPR4 LCDC_FPR 3 LCDC_FPR2 LCDC_FPR1 LCDC_FPR0 xx Description Set the LSHIFT (pixel clock) frequency LCDC_FPR[19:16] : The highest 4 bits for the pixel clock frequency settings. (POR = 0111) LCDC_FPR[15:8] : The higher byte for the pixel clock frequency settings. (POR = 11111111) LCDC_FPR[7:0] : The low byte for the pixel clock frequency settings. (POR = 11111111) Configure the pixel clock to PLL freq x ((LCDC_FPR + 1) / 220) To obtain PCLK = 5.3MHz with PLL Frequency = 120MHz, 5.3MHz = 120MHz * LCDC_FPR / 220 LCDC_FPR = 46312 WRITE COMMAND “0xE6” WRITE DATA “0x00” (LCDC_FPR = 46312) WRITE DATA “0xB4” WRITE DATA “0xE7” 9.75 Get LSHIFT Frequency Command Parameters Command Parameter 1 Parameter 2 Parameter 3 E7h 3 D/C D7 D6 D5 D4 D3 D2 D1 D0 Hex 0 1 1 1 0 0 1 1 1 E7 0 0 0 0 1 LCDC_FPR19 LCDC_FPR18 LCDC_FPR17 LCDC_FPR16 xx 1 LCDC_FPR15 LCDC_FPR14 LCDC_FPR13 LCDC_FPR12 LCDC_FPR11 LCDC_FPR10 LCDC_FPR9 LCDC_FPR8 xx 1 LCDC_FPR7 LCDC_FPR6 LCDC_FPR 5 LCDC_FPR4 LCDC_FPR 3 LCDC_FPR2 LCDC_FPR1 LCDC_FPR0 xx Description Get the current LSHIFT (pixel clock) frequency setting LCDC_FPR[19:16] : The highest 4 bits for the pixel clock frequency settings. (POR = 0111) LCDC_FPR[15:8] : The higher byte for the pixel clock frequency settings. (POR = 11111111) LCDC_FPR[7:0] : The low byte for the pixel clock frequency settings. (POR = 11111111) Solomon Systech Dec 2008 P 74/86 Rev 0.20 SSD1963 9.76 Set Pixel Data Interface Command Parameters Command Parameter 1 F0h 1 D/C 0 1 D7 1 0 D6 1 0 D5 1 0 D4 1 0 D3 0 0 D2 0 A2 D1 0 A1 D0 0 A0 Hex F0 xx Description Set the pixel data format to 8-bit / 9-bit / 12-bit / 16-bit / 16-bit(565) / 18-bit / 24-bit in the parallel host processor interface A[2:0] : Pixel Data Interface Format (POR = 101) 000 8-bit 001 12-bit 010 16-bit packed 011 16-bit (565 format) 100 18-bit 101 24-bit 110 9-bit Others Reserved 9.77 Get Pixel Data Interface Command Parameters Command Parameter 1 F1h 1 D/C 0 1 D7 1 0 D6 1 0 D5 1 0 D4 1 0 D3 0 0 D2 0 A2 D1 0 A1 D0 1 A0 Hex F1 xx Description Get the current pixel data format settings in the parallel host processor interface. A[2:0] : Pixel Data Interface Format (POR = 101) 000 8-bit 001 12-bit 010 16-bit packed 011 16-bit (565 format) 100 18-bit 101 24-bit 110 9-bit Others Reserved SSD1963 Rev 0.20 P 75/86 Dec 2008 Solomon Systech 10 MAXIMUM RATINGS Table 10-1: Maximum Ratings (Voltage Referenced to VSS) Symbol VDDD VDDPLL VDDLCD VDDIO VIN VOUT TSOL TSTG Parameter Digital Core power supply PLL power supply LCD Interface power supply I/O power supply Input Voltage Output Voltage Solder Temperature / Time Storage temperature Value -0.5 to 1.8 -0.5 to 1.8 -0.5 to 4.6 -0.5 to 4.6 -0.5 to 4.6 -0.5 to 4.6 225 for 40 sec max at solder ball -45 to 125 Unit V V V V V V o C o C Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that VIN and VOUT be constrained to the range VSS < (VIN or VOUT) < VDDIO. Reliability of operation is enhanced if unused input is connected to an appropriate logic voltage level (e.g., either VSS or VDDIO). Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected. 11 RECOMMENDED OPERATING CONDITIONS Table 11-1: Recommended Operating Condition Symbol VDDD VDDPLL VDDLCD VDDIO TA Parameter Digital Core power supply PLL power supply LCD Interface power supply I/O power supply Operating temperature Min 1.08 1.08 1.65 1.65 -30 Typ 1.2 1.2 3.3 3.3 25 Max 1.32 1.32 3.6 3.6 85 Unit V V V V o C 11.1 Power-up sequence Figure 11-1: Power-up Sequence Note Clock reference is only applicable when CLK is used. Solomon Systech Dec 2008 P 76/86 Rev 0.20 SSD1963 12 DC CHARACTERISTICS Conditions: Voltage referenced to VSS VDDD, VDDPLL = 1.2V VDDIO, VDDLCD = 3.3V TA = 25°C Table 12-1 : DC Characteristics Symbol PSTY IIZ IOZ VOH VOL VIH VIL Parameter Quiescent Power Input leakage current Output leakage current Output high voltage Output low voltage Input high voltage Input low voltage Test Condition Min Typ 300 -1 -1 0.8VDDIO 0.8VDDIO Max Unit uW 1 uA 1 uA V 0.2VDDIO V VDDIO + 0.5 V 0.2VDDIO V 13 AC CHARACTERISTICS Conditions: Voltage referenced to VSS VDDD, VDDPLL = 1.2V VDDIO, VDDLCD = 3.3V TA = 25°C CL = 50pF (Bus/CPU Interface) CL = 0pF (LCD Panel Interface) 13.1 Clock Timing Table 13-1 : Clock Input Requirements for CLK (PLL-bypass) Symbol FCLK TCLK Parameter Input Clock Frequency (CLK) Input Clock period (CLK) Min Max 120 1/fCLK Units MHz ns Table 13-2 : Clock Input Requirements for CLK (Using PLL) Symbol FCLK TCLK Parameter Input Clock Frequency (CLK) Input Clock period (CLK) Min 2.5 1/fCLK Max 50 Units MHz ns Table 13-3 : Clock Input Requirements for crystal oscillator XTAL (Using PLL) Symbol FXTAL TXTAL SSD1963 Rev 0.20 Parameter Input Clock Frequency Input Clock period P 77/86 Dec 2008 Min 2.5 1/fXTAL Max 10 Units MHz ns Solomon Systech 13.2 MCU Interface Timing 13.2.1 6800 Mode Table 13-4: 6800 Mode Timing Symbol tcyc tPWCSL tPWCSH tFDRD tAS tAH tDSW tDHW tDSR tDHR Parameter Reference Clock Cycle Time Pulse width CS# or E low Pulse width CS# or E high First Data Read Delay Address Setup Time Address Hold Time Data Setup Time Data Hold Time Data Access Time Output Hold time Min 9 1 1 5 1 1 4 1 1 Typ - Max 5 - Unit ns tCYC tCYC tCYC ns ns ns ns ns ns Figure 13-1: 6800 Mode Timing Diagram (Use CS# as Clock) Figure 13-2: 6800 Mode Timing Diagram (Use E as Clock) Solomon Systech Dec 2008 P 78/86 Rev 0.20 SSD1963 13.2.2 8080 Mode Write Cycle Table 13-5: 8080 Mode Timing Symbol tcyc tPWCSL tPWCSH tFDRD tAS tAH tDSW tDHW tDSR tDHR Parameter Reference Clock Cycle Time Pulse width CS# low Pulse width CS# high First Read Data Delay Address Setup Time Address Hold Time Data Setup Time Data Hold Time Data Access Time Output Hold time Min 9 1 1 5 1 1 4 1 1 Typ - Max 5 - Unit ns tCYC tCYC tCYC ns ns ns ns ns ns Figure 13-3: 8080 Mode Timing Diagram SSD1963 Rev 0.20 P 79/86 Dec 2008 Solomon Systech 13.3 LCD Interface Timing Figure 13-4: Generic TFT Panel Timing LFRAME LLINE LDEN LDATA LLINE LSHIFT LDEN LDATA Solomon Systech Dec 2008 P 80/86 Rev 0.20 SSD1963 13.4 8-bit Serial Interface Figure 13-5: 8-bit Serial Interface Timing HV SYNC Mode LFRAME LLINE DEN Mode LDEN LDATA[7:0] Line 1 Line 2 Line 3 Line 4 Line 5 Line 6 Line 7 Line 8 Line 9 Line 10 Line 11 Line 12 Line 13 Line 14 Line 15 Line 16 Line n VT HV SYNC Mode LLINE LSHIFT HPW DEN Mode LDEN Without Dummy LDATA[7:0] R0 Invalid Data G0 B0 R1 G1 B1 R2 G2 B2 R3 G3 B3 R4 G4 B4 R5 G5 B5 R6 G6 B6 R7 Dm R2 G2 B2 Dm R3 G3 B3 Dm R4 G4 B4 Dm R5 G5 With Dummy LDATA[7:0] SSD1963 R0 Invalid Data Rev 0.20 P 81/86 G0 B0 Dec 2008 Dm R1 G1 B1 Solomon Systech 14 APPLICATION EXAMPLE Figure 14-1 : Application circuit for SSD1963 (With Direct clock input) SSD1963 MCU RESET CS# D/C# E(RD#) R/W#(WR#) D[23:0] Dumb Display GPIO1 GPIO2 GPIO3 LFRAME CONF LLINE LDEN LSHIFT LDATA[23:16] CLK LDATA[15:8] LDATA[7:0] GPIO0 XTAL_IN PWM TE 2.5-10MHz SCL SDA CS# VSYNC HSYNC DEN PCLK R[7:0] G[7:0] B[7:0] SHUT PWM 1.2V+/-10% VDDD Floated 1uF XTAL_OUT 1.2V+/-10% VDDPLL 1uF 1.65-3.6V VDDIO 0.1uF 1.65-3.6V VDDLCD Solomon Systech 0.1uF Dec 2008 P 82/86 Rev 0.20 SSD1963 Figure 14-2 : Application circuit for SSD1963 (With crystal oscillator input) SSD1963 RESET CS# D/C# E(RD#) R/W#(WR#) D[23:0] MCU Dumb Display GPIO1 GPIO2 GPIO3 LFRAME CONF LLINE LDEN LSHIFT LDATA[23:16] CLK LDATA[15:8] LDATA[7:0] GPIO0 XTAL_OUT PWM TE 1.2V+/-10% 120 ohm 2.5-10MHz XTAL_IN 5pF SCL SDA CS# VSYNC HSYNC DEN PCLK R[7:0] G[7:0] B[7:0] SHUT PWM VDDD 1uF 5pF 1.2V+/-10% VDDPLL 1uF 1.65-3.6V VDDIO 0.1uF 1.65-3.6V VDDLCD SSD1963 Rev 0.20 P 83/86 Dec 2008 0.1uF Solomon Systech 15 PACKAGE INFORMATION 15.1 Package Mechanical Drawing for 80 pins TFBGA Symbol A A1 A2 A3 b D E e D1 E1 aaa bbb ddd eee fff Solomon Systech Dimension in mm Min Typical ---0.16 ----0.21 --0.54 0.27 ----7.00 BSC --7.00 BSC --0.65 BSC --5.2 BSC --5.2 BSC --0.1 --0.2 --0.08 --0.15 --0.08 Dec 2008 Max 1.1 0.26 ----0.37 --------------------P 84/86 Rev 0.20 SSD1963 15.2 Package Mechanical Drawing for 128 pins LQFP Symbol Min A A1 A2 D D1 E E1 e b SSD1963 Rev 0.20 P 85/86 Dimension in mm Nom Max 1.60 0.05 1.40 16.00 14.00 16.00 14.00 0.40 BSC 0.18 Dec 2008 Solomon Systech Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. “Typical” parameters can and do vary in different applications. All operating parameters, including “Typical” must be validated for each customer application by the customer’s technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part. All Solomon Systech Products complied with six (6) hazardous substances limitation requirement per European Union (EU) “Restriction of Hazardous Substance (RoHS) Directive (2002/95/EC)” and China standard “电子信息产品污染控制标识要求 (SJ/T11364-2006)” with control Marking Symbol . Hazardous Substances test report is available upon requested. http://www.solomon-systech.com Solomon Systech Dec 2008 P 86/86 Rev 0.20 SSD1963