TOSHIBA TC551001BPL/BFL/BFTL/BTRL-70L/85L SILICON GATE CMOS 131,072 WORD x 8 BIT STATIC RAM Description The TC551001BPL is a 1,048,576 bits static random access memory organized as 131,072 words by 8 bits using CMOS technology, and operated from a single 5V power supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5mA/MHz (typ.) and a minimum cycle time of 70ns. When CE1 is a logical high, or CE2 is low, the device is placed in a low power standby mode in which the standby current is 2µA typically. The TC551001BPL has three control inputs. Chip Enable inputs (CE1, CE2) allow for device selection and data retention control, while an Output Enable input (OE) provides fast memory access. The TC551001BPL is suitable for use in microprocessor application systems where high speed, low power, and battery backup are required. The TC551001BPL is offered in a standard dual-in-line 32-pin plastic package, a small outline plastic package, and a thin small outline plastic package (forward, reverse type). Pin Connection (Top View) Features • Low power dissipation: • Standby current: • 5V single power supply • Access time (max.) 27.5mW/MHz (typ.) 4µA (max.) at Ta = 25°C TC551001BPL/BFL/BFTL/BTRL -70L -85L Access Time 70ns 85ns CE1 Access Time 70ns 85ns CE2 Access Time 70ns 85ns OE Access Time 35ns 45ns Power down feature: CE1, CE2 Data retention supply voltage: 2.0 ~ 5.5V Inputs and outputs directly TTL compatible Package TC551001BPL : DIP32-P-600 TC551001BFL : SOP32-P-525 TC551001BFTL : TSOP32-P-0820 TC551001BTRL : TSOP32-P-0820A Pin Names • • • • A0 ~ A16 Address Inputs R/W Read/Write Control Input OE Output Enable Input CE1, CE2 Chip Enable Inputs I/O1 ~ I/O8 Data Input/Output VDD Power (+5V) GND Ground N.C. No Connection TSOP Pinout PIN NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PIN NAME A11 A9 A8 A13 R/W CE2 A15 VDD NC A16 A14 A12 A7 A6 A5 A4 PIN NO. 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 PIN NAME A3 A2 A1 A0 I/O1 I/O2 I/O3 GND I/O4 I/O5 I/O6 I/O7 I/O8 CE1 A10 OE TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC. 15 16 1 TC551001BPL/BFL/BFTL/BTRL-70L/85L Static RAM SR01020795 Block Diagram Operating Mode CE1 CE2 OE R/W I/O1 ~ I/O8 POWER Read L H L H DOUT IDDO Write L H * L DIN IDDO OPERATION MODE Output Deselect Standby L H H H High-Z IDDO H * * * High-Z IDDS * L * * High-Z IDDS * H or L Maximum Ratings SYMBOL ITEM RATING UNIT VDD Power Supply Voltage -0.3 ~ 7.0 V VIN Input Voltage -0.3* ~ 7.0 V VI/O Input and Output Voltage -0.5 ~ VDD + 0.5 V PD Power Dissipation 1.0/0.6** W TSOLDER Soldering Temperature (10s) 260 °C -55 ~ 150 °C 0 ~ 70 °C TSTRG Storage Temperature TOPR Operating Temperature * -3.0V at pulse width of 50ns Max ** SOP 2 TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC. SR01020795 Static RAM TC551001BPL/BFL/BFTL/BTRL-70L/85L DC Recommended Operating Conditions SYMBOL PARAMETER MIN. TYP. MAX. VDD Power Supply Voltage 4.5 5.0 5.5 VIH Input High Voltage 2.2 – VDD + 0.3 VIL Input Low Voltage -0.3* – 0.8 VDH Data Retention Supply Voltage 2.0 – 5.5 UNIT V * -3.0V at pulse width of 50ns Max. DC and Operating Characteristics (Ta = 0 ~ 70ºC, VDD = 5V± 10%) SYMBOL PARAMETER TEST CONDITION MIN. TYP. MAX. UNIT ILI Input Leakage Current VIN = 0 ~ VDD – – ±1.0 µA ILO Output Leakage Current CE1 = VIH or CE2 = VIL or R/W = VIL or OE = VIH, VOUT = 0 ~ VDD – – ±1.0 µA IOH Output High Current VOH = 2.4V -1.0 – – mA IOL Output Low Current VOL = 0.4V mA CE1 = VIL and CE2 = VIH and R/W = VIH, IOUT = 0mA Other Inputs = VIH/VIL IDDO1 IDDO2 CE1 = 0.2V and CE2 = VDD - 0.2V R/W = VDD - 0.2V IOUT = 0mA Other Inputs = VDD - 0.2V/0.2V IDDS1 CE1 = VIH or CE2 = VIL Operating Current IDDS2(1) CE1 = VDD - 0.2V or CE2 = 0.2V VDD = 2.0V ~ 5.5V Standby Current 4.0 – – Min. – – 70 1µs – – 20 Min. – – 60 1µs – – 10 – – 3 Ta = 0 ~ 70°C – – 30 Ta = 25°C – 2 4 tcycle tcycle mA mA µA Note: (1) In standby mode with CE1 ≥ VDD - 0.2V, these specification limits are guaranteed under the condition of CE2 ≥ VDD - 0.2V or CE2 ≤ 0.2V. Capacitance (Ta = 25ºC, f = 1MHz) SYMBOL CIN COUT PARAMETER TEST CONDITION MAX. Input Capacitance VIN = GND 10 Output Capacitance VOUT = GND 10 UNIT pF Note: This parameter is periodically sampled and is not 100% tested. TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC. 3 TC551001BPL/BFL/BFTL/BTRL-70L/85L Static RAM SR01020795 AC Characteristics (Ta = 0 ~ 70°C, VDD = 5V±10%) Read Cycle TC551001BPL/BFL/BFTL/BTRL SYMBOL PARAMETER -70L -85L UNIT MIN. MAX. MIN. MAX. tRC Read Cycle Time 70 – 85 – tACC Address Access Time – 70 – 85 tCO1 CE1 Access Time – 70 – 85 tCO2 CE2 Access Time – 70 – 85 tOE Output Enable to Output in Valid – 35 – 45 tCOE Chip Enable (CE1, CE2) to Output in Low-Z 10 – 10 – tOEE Output Enable to Output in Low-Z 5 – 5 – tOD Chip Enable (CE1, CE2) to Output in High-Z – 25 – 30 Output Enable to Output in High-Z – 25 – 30 Output Data Hold Time 10 – 10 – tODO tOH ns Write Cycle TC551001BPL/BFL/BFTL/BTRL SYMBOL PARAMETER -70L -85L UNIT MIN. MAX. MIN. MAX. tWC Write Cycle Time 70 – 85 – tWP Write Pulse Width 50 – 60 – tCW Chip Selection to End of Write 60 – 75 – tAS Address Setup Time 0 – 0 – tWR Write Recovery Time 0 – 0 – tODW R/W to Output in High-Z – 25 – 30 tOEW R/W to Output in Low-Z 5 – 5 – tDS Data Setup Time 30 – 35 – tDH Data Hold Time 0 – 0 – ns AC Test Conditions Input Pulse Levels 2.4V/0.6V Input Pulse Rise and Fall Time 5ns Input Timing Measurement Reference Level 1.5V Output Timing Measurement Reference Level 1.5V Output Load 1 TTL Gate and CL = 100pF 4 TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC. SR01020795 Static RAM TC551001BPL/BFL/BFTL/BTRL-70L/85L Timing Waveforms Read Cycle (1) Write Cycle 1 (4) (R/W Controlled Write) TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC. 5 TC551001BPL/BFL/BFTL/BTRL-70L/85L Static RAM Write Cycle 2 (4) (CE1 Controlled Write) Write Cycle 3 (4) (CE2 Controlled Write) 6 TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC. SR01020795 SR01020795 Static RAM TC551001BPL/BFL/BFTL/BTRL-70L/85L Notes: 1. R/W is High for Read Cycle. 2. Assuming that CE1 Low transition or CE2 High transition occurs coincident with or after the R/W low transition, Outputs remain in a high impedance state. 3. Assuming that CE1 High transition or CE2 Low transition occurs coincident with or prior to the R/W high transition, Outputs remain in a high impedance state. 4. Assuming that OE is High for a Write Cycle, Outputs are in a high impedance state during this period. 5. The I/O may be in the output state during this time, input signals of opposite phase must not be applied. TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC. 7 TC551001BPL/BFL/BFTL/BTRL-70L/85L Static RAM SR01020795 Data Retention Characteristics (Ta = 0 ~ 70°C) SYMBOL PARAMETER MIN. TYP. MAX. UNIT 2.0 – 5.5 V VDD = 3.0V – – 15* VDD = 5.5V – – 30 VDH Data Retention Supply Voltage IDDS2 Standby Current tCDR Chip Deselect to Data Retention Mode 0 – – ns Recovery Time 5 – – ms tR µA *3µA (max.) Ta = 0 ~ 40°C CE1 Controlled Data Retention Mode (1) CE2 Controlled Data Retention Mode (3) Notes: 1. In the CE1 controlled data retention mode, minimum standby current is achieved under the condition CE2 ≤ 0.2V or CE2 ≥ VDD - 0.2V. 2. If the VIH of CE1 is 2.2V in operation, during the period that the VDD voltage is going down from 4.5V to 2.4V, IDDS1 current flows. 3. In the CE2 controlled data retention mode, minimum standby current is achieved under the condition CE2 ≤ 0.2V. 8 TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC. SR01020795 Static RAM TC551001BPL/BFL/BFTL/BTRL-70L/85L Outline Drawing DIP32-P-600 Unit in mm TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC. 9 TC551001BPL/BFL/BFTL/BTRL-70L/85L Static RAM Outline Drawing SOP32-P-525 10 SR01020795 Unit in mm TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC. SR01020795 Static RAM TC551001BPL/BFL/BFTL/BTRL-70L/85L Outline Drawing TSOP32-P-0820 Unit in mm TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC. 11 TC551001BPL/BFL/BFTL/BTRL-70L/85L Static RAM SR01020795 Outline Drawing TSOP32-P-0820A Unit in mm 1. This technical data may be controlled under U.S. Export Administration Regulations and may be subject to the approval of the U.S. Department of Commerce prior to export. Any export or re-export, directly or indirectly, in contravention of the U.S. Export Administration Regulations is strictly prohibited. 2. LIFE SUPPORT POLICY Toshiba products described in this document are not authorized for use as critical components in life support systems without the written consent of the appropriate officer of Toshiba America, Inc. Life support systems are either systems intended for surgical implant in the body or systems which sustain life. A critical component in any component of a life support system whose failure to perform may cause a malfunction of the life support system, or may affect its safety or effectiveness. 3. The information in this document has been carefully checked and is believed to be reliable; however no responsibility can be assumed for inaccuracies that may not have been caught. All information in this data book is subject to change without prior notice. Furthermore, Toshiba cannot assume responsibility for the use of any license under the patent rights of Toshiba or any third parties. 12 TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC. Back to Memory