74V2G74 SINGLE D-TYPE FLIP FLOP WITH PRESET AND CLEAR ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: fMAX = 170 MHz (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 1 µA (MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = V NIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC(OPR) = 2V to 5.5V FUNCTION COMPATIBLE WITH 74 SERIES 74 IMPROVED LATCH-UP IMMUNITY DESCRIPTION The 74V2G74 is an advanced high-speed CMOS SINGLE D-TYPE FLIP FLOP WITH PRESET AND CLEAR fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS tecnology. A signal on the D INPUT is transfered to the Q and Q OUTPUTS during the positive going transition of the clock pulse. SOT23-8L SOT323-8L ORDER CODES PACKAGE T&R SOT23-8L SOT323-8L 74V2G70STR 74V2G70CTR CLEAR and PRESET are independent of the clock and accomplished by a low setting on the appropriate input. Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V. All inputs and outputs are equipped with protection circuits against static discharge, giving them ESD immunity and transient excess voltage. PIN CONNECTION AND IEC LOGIC SYMBOLS December 2001 1/13 74V2G74 INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION PIN No SYMBOL 6 CLR 2 1 D CK 7 PR 5 3 Q Q 4 8 GND VCC NAME AND FUNCTION Asyncronous Reset Direct Input Data Input Clock Input (LOW to HIGH, Edge Triggered) Asyncronous Set - Direct Input True Flip-Flop Output Complement Flip-Flop Output Ground (0V) Positive Supply Voltage TRUTH TABLE INPUTS OUTPUTS FUNCTION CLR PR D CK Q Q L H L H L L X X X X X X L H H H L H H H L L H H H H H L H H X Qn Qn X= Don’t care LOGIC DIAGRAM This logic diagram has not be used to estimate propagation delays 2/13 CLEAR PRESET NO CHANGE 74V2G74 ABSOLUTE MAXIMUM RATINGS Symbol VCC Parameter Value Unit Supply Voltage -0.5 to +7.0 V VI DC Input Voltage -0.5 to +7.0 V VO DC Output Voltage -0.5 to VCC + 0.5 V IIK DC Input Diode Current − 20 mA IOK DC Output Diode Current − 20 mA IO DC Output Current ± 25 mA ± 50 mA ICC or IGND DC VCC or Ground Current Tstg Storage Temperature TL Lead Temperature (10 sec) -65 to +150 °C 300 °C Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied RECOMMENDED OPERATING CONDITIONS Symbol VCC Parameter Value Unit Supply Voltage 2 to 5.5 V VI Input Voltage 0 to 5.5 V VO Output Voltage 0 to VCC V Top Operating Temperature -55 to 125 °C 0 to 100 0 to 20 ns/V dt/dv Input Rise and Fall Time (note 1) (VCC = 3.3 ± 0.3V) (VCC = 5.0 ± 0.5V) 1) VIN from 30% to 70% of V CC 3/13 74V2G74 DC SPECIFICATIONS Test Condition Symbol VIH VIL VOH VOL II ICC 4/13 Parameter High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage Input Leakage Current Quiescent Supply Current Value TA = 25°C VCC (V) Min. 2.0 3.0 to 5.5 2.0 3.0 to 5.5 Typ. Max. -40 to 85°C -55 to 125°C Min. Min. Max. 1.5 1.5 1.5 0.7VCC 0.7VCC 0.7VCC Unit Max. V 0.5 0.5 0.5 0.3VCC 0.3VCC 0.3VCC V 2.0 IO=-50 µA 1.9 2.0 1.9 1.9 3.0 IO=-50 µA 2.9 3.0 2.9 2.9 4.5 IO=-50 µA 4.4 4.5 3.0 IO=-4 mA 2.58 4.5 IO=-8 mA 3.94 2.0 IO=50 µA 0.0 0.1 0.1 0.1 3.0 IO=50 µA 0.0 0.1 0.1 0.1 4.5 IO=50 µA 0.0 0.1 0.1 0.1 3.0 IO=4 mA 0.36 0.44 0.55 4.5 IO=8 mA 0.36 0.44 0.55 0 to 5.5 VI = 5.5V or GND ± 0.1 ±1 ±1 µA 5.5 VI = VCC or GND 2 20 20 µA 4.4 4.4 2.48 2.4 3.8 V 3.7 V 74V2G74 AC ELECTRICAL CHARACTERISTICS (Input tr = tf = 3ns) Test Condition Symbol tPLH tPHL tPLH tPHL tW tW ts th tREM fMAX Parameter Propagation Delay Time CK to Q or Q Propagation Delay Time PR or CLR to Q or Q CK Pulse Width HIGH or LOW VCC (V) CL (pF) 3.3(*) (*) (**) Value TA = 25°C -55 to 125°C Typ. Max. Min. Max. Min. Max. 15 6.7 11.9 1.0 14.0 1.0 14.0 50 9.2 15.4 1.0 17.5 1.0 17.5 5.0 15 4.6 7.3 1.0 8.5 1.0 8.5 5.0(**) 50 6.1 9.3 1.0 10.5 1.0 10.5 3.3(*) 15 7.6 12.3 1.0 14.5 1.0 14.5 (*) 50 10.1 15.8 1.0 18.0 1.0 18.0 (**) 5.0 15 4.8 7.7 1.0 9.0 1.0 9.0 5.0(**) 50 6.3 9.7 1.0 11.0 1.0 11.0 3.3 3.3 Min. -40 to 85°C 3.3(*) 6.0 7.0 7.0 5.0(**) 5.0 5.0 5.0 3.3(*) 6.0 7.0 7.0 (**) 5.0 5.0 5.0 Setup Time D to CK 3.3(*) HIGH or LOW 5.0(**) Hold Time D to CK 3.3(*) HIGH or LOW 5.0(**) Removal Time 3.3(*) PR or CLR to CK 5.0(**) Maximum Clock 3.3(*) Frequency 3.3(*) 6.0 7.0 7.0 5.0 5.0 5.0 0.5 0.5 0.5 0.5 0.5 0.5 5.0 5.0 5.0 3.0 3.0 3.0 70 70 PR or CLR Pulse Width LOW 5.0 15 80 125 50 50 75 45 45 (**) 5.0 15 130 170 110 110 5.0(**) 50 90 115 75 75 Unit ns ns ns ns ns ns ns MHz (*) Voltage range is 3.3V ± 0.3V (**) Voltage range is 5.0V ± 0.5V CAPACITIVE CHARACTERISTICS Test Condition Symbol Parameter TA = 25°C VCC (V) CIN Input Capacitance 3.3 CPD Power Dissipation Capacitance (note 1) 3.3 Value Min. fIN = 10MHz Typ. Max. 4 10 22 -40 to 85°C -55 to 125°C Min. Min. Max. 10 Unit Max. 10 pF pF 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC 5/13 74V2G74 TEST CIRCUIT CL =15/50pF or equivalent (includes jig and probe capacitance) RT = ZOUT of pulse generator (typically 50Ω) WAVEFORM 1: PROPAGATION DELAYS, SETUP AND HOLD TIMES (D TO CK), CK MAXIMUM FREQUENCY , CK MINIMUM PULSE WIDTH (f=1MHz; 50% duty cycle) 6/13 74V2G74 WAVEFORM 2: PROPAGATION DELAYS MINIMUM PULSE WIDTH (CLR AND PR) (f=1MHz; 50% duty cycle) WAVEFORM 3: RECOVERY TIME (f=1MHz; 50% duty cycle) 7/13 74V2G74 WAVEFORM 4: PULSE WIDTHS 8/13 74V2G74 SOT23-8L MECHANICAL DATA mm. mils DIM. MIN. TYP MAX. MIN. TYP. MAX. A 0.90 1.45 35.4 57.1 A1 0.00 0.15 0.0 5.9 A2 0.90 1.30 35.4 51.2 b 0.22 0.38 8.6 14.9 C 0.09 0.20 3.5 7.8 D 2.80 3.00 110.2 118.1 E 2.60 3.00 102.3 118.1 E1 1.50 1.75 59.0 68.8 e 0 e1 L 0.35 .65 25.6 1.95 76.7 0.55 13.7 21.6 9/13 74V2G74 SOT323-8L MECHANICAL DATA mm. mils DIM. MIN. MAX. MIN. TYP. MAX. A 0.80 1.10 31.5 43.3 A1 0.00 0.10 0.0 3.9 A2 0.80 1.00 31.5 34.9 b 0.13 0.28 5.1 11.0 C 0.10 0.18 3.9 7.1 D 1.80 2.20 70.9 86.6 E 1.80 2.40 70.9 94.5 E1 1.15 1.35 45.3 53.1 e 0.5 19.7 e1 1.5 59.0 L 10/13 TYP 0.10 0.30 3.9 11.8 74V2G74 Tape & Reel SOT23-xL MECHANICAL DATA mm. inch DIM. MIN. TYP A MAX. MIN. TYP. 180 13.0 7.086 C 12.8 D 20.2 0.795 N 60 2.362 T 13.2 MAX. 0.504 0.512 14.4 0.519 0.567 Ao 3.13 3.23 3.33 0.123 0.127 0.131 Bo 3.07 3.17 3.27 0.120 0.124 0.128 Ko 1.27 1.37 1.47 0.050 0.054 0.0.58 Po 3.9 4.0 4.1 0.153 0.157 0.161 P 3.9 4.0 4.1 0.153 0.157 0.161 11/13 74V2G74 Tape & Reel SOT323-xL MECHANICAL DATA mm. inch DIM. MIN. TYP MAX. MIN. TYP. MAX. A 175 180 185 6.889 7.086 7.283 C 12.8 13 13.2 0.504 0.512 0.519 D 20.2 N 59.5 0.795 60 T 12/13 60.5 2.362 14.4 0.567 Ao 2.25 0.088 Bo 2.7 0.106 Ko 1.2 0.047 Po 3.98 4 4.2 0.156 0.157 0.165 P 3.98 4 4.2 0.156 0.157 0.165 74V2G74 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. © The ST logo is a registered trademark of STMicroelectronics © 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com 13/13