SN74ABT16240 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SPICE I/O MODEL SCBS346 – MAY 1994 • • • • • • • • DL PACKAGE (TOP VIEW) Member of the Texas Instruments Widebus Family State-of-the-Art EPIC-ΙΙB BiCMOS Design Significantly Reduces Power Dissipation Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output Ground Bounce) < 1 V at VCC = 5 V, TA = 25°C Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise Flow-Through Architecture Optimizes PCB Layout High-Drive Outputs (– 32-mA IOH, 64-mA IOL ) Packaged in Plastic 300-mil Shrink Small-Outline (SSOP) Packages 1OE 1Y1 1Y2 GND 1Y3 1Y4 VCC 2Y1 2Y2 GND 2Y3 2Y4 3Y1 3Y2 GND 3Y3 3Y4 VCC 4Y1 4Y2 GND 4Y3 4Y4 4OE description The SN74ABT16240 is a 16-bit buffer and line driver designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides inverting outputs and symmetrical active-low output-enable (OE) inputs. 1 48 2 47 3 46 4 45 5 44 6 43 7 42 8 41 9 40 10 39 11 38 12 37 13 36 14 35 15 34 16 33 17 32 18 31 19 30 20 29 21 28 22 27 23 26 24 25 2OE 1A1 1A2 GND 1A3 1A4 VCC 2A1 2A2 GND 2A3 2A4 3A1 3A2 GND 3A3 3A4 VCC 4A1 4A2 GND 4A3 4A4 3OE To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. The SN74ABT16240 is available in TI’s shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area. The SN74ABT16240 is characterized for operation from – 40°C to 85°C. FUNCTION TABLE (each 4-bit buffer) INPUTS OE A OUTPUT Y L H L L L H H X Z Widebus and EPIC-ΙΙB are trademarks of Texas Instruments Incorporated. Copyright 1994, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 2–1 SN74ABT16240 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SPICE I/O MODEL SCBS346 – MAY 1994 logic diagram (positive logic) 1OE 1A1 1A2 1A3 1A4 2OE 2A1 2A2 2A3 2A4 1 25 3OE 47 2 46 3 44 5 43 6 1Y1 3A1 1Y2 3A2 1Y3 3A3 1Y4 3A4 48 8 40 9 38 11 37 12 2Y1 4A1 2Y2 4A2 2Y3 4A3 2Y4 4A4 13 35 14 33 16 32 17 3Y1 3Y2 3Y3 3Y4 24 4OE 41 36 30 19 29 20 27 22 26 23 4Y1 4Y2 4Y3 4Y4 SPICE block diagram Node 6 VCC Node 1 Node 199 Node 100 Node 2 Node 4 ABT16240IN Node 5 ABT16240OUT SPICE FUNCTION TABLE NODE 2–2 1 2 L H H L OPERATION NODE OPERATION 4 5 6 Input L H L Output Input H L L Output X Z H Hi-Z POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SN74ABT16240 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SPICE I/O MODEL SCBS346 – MAY 1994 SPICE netlist * * * * * * * * * ABT16240 SPICE I/O MODEL SUBCIRCUIT ADVANCED BUS INTERFACE ADVANCED SYSTEM LOGIC, TEXAS INSTRUMENTS SUBCIRCUITS: ABT16240IN, ABT16240OUT PACKAGE PARASITICS .LIB ’PKGS.LIB’ PROCESS .LIB .LIB .LIB SSOP48 MODELS ’EPIC2B.LIB’ NOMINAL_L13 ’EPIC2B.LIB’ STRONG_L13 ’EPIC2B.LIB’ WEAK_L13 * * * * ABT16240 INPUT SUBCIRCUIT * NODES: INPUT NODE * | INTERNAL OUTPUT NODE * | | VCC * | | | GND * | | | | .SUBCKT ABT16240IN 1 2 199 100 X_PKGIN 1 1001 SSOP48_47 X_PKGVCC 199 1199 SSOP48_07 X_PKGGND 100 1100 SSOP48_04 XABT16240IN 1001 2 1199 1100 ABT16240__IN .ENDS ABT16240IN * * ABT16240 OUTPUT SUBCIRCUIT * NODES: INTERNAL INPUT NODE * | OUTPUT NODE * | | INTERNAL OE NODE * | | | VCC * | | | | GND * | | | | | .SUBCKT ABT16240OUT 4 5 6 199 100 X_PKGOUT 5 1005 SSOP48_02 X_PKGVCC 199 1199 SSOP48_07 X_PKGGND 100 1100 SSOP48_04 XABT16240OUT 4 1005 6 1199 1100 ABT16240__OUT .ENDS ABT16240OUT * .SUBCKT ABT16240__IN 501 502 599 500 XP1 502 504 506 599 PM WP=200U LP=0.8U XP2 509 502 599 599 PM WP=20U LP=0.8U XP3 506 509 599 599 PM WP=85U LP=0.8U XP4 508 500 599 599 PM WP=50U LP=0.8U XN1 502 504 500 500 NM WN=220U LN=0.8U XN2 509 502 500 500 NM WN=20U LN=0.8U XN4 599 500 508 500 NM WN=20U LN=0.8U QA 599 508 507 Q2_NPN 10 QB 599 507 506 Q5_NPN 60 Q_ESD1 501 500 500 Q7_NPN 200 Q_ESD 504 505 500 Q5_NPN 46 XR1 506 507 507 507 RMOS WR=4U RES=6K RESD1 501 504 50 RESD2 505 500 1K CBP 501 500 0.3P CL 502 500 0.2P .ENDS ABT16240__IN * .SUBCKT ABT16240__OUT 601 602 603 699 600 XP1 605 603 699 699 PM WP=200U LP=0.8U XP4 601 603 621 699 PM WP=40U LP=0.8U XP5 613 601 605 699 PM WP=30U LP=0.8U XP10 618 603 699 699 PM WP=50U LP=0.8U XP11 607 612 605 699 PM WP=60U LP=0.8U XN1 607 601 608 600 NM WN=100U LN=0.8U POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 2–3 SN74ABT16240 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SPICE I/O MODEL SCBS346 – MAY 1994 SPICE netlist (continued) XN2 606 619 XN3 608 609 XN4 608 603 XN6 613 603 XN7 602 621 XN8 621 603 XN9 601 622 XN10 619 619 XN11 620 604 XN12 613 601 QM1 616 615 QM2 602 608 QM3 614 613 QD4 614 614 QDR1 615 615 D1 613 614 D2 699 617 XR1 606 605 XR2 607 606 XR3 614 605 R4 616 617 XR10 619 618 XPVREF 670 603 XNVREF 671 671 XRVREF1 604 670 XRVREF2 671 604 XNCLAMP 673 612 DCLAMP1 608 673 DCLAMP2 674 602 XPNOR1 675 609 XPNOR2 612 611 XNNOR1 612 611 XNNOR2 612 609 XP_INV1 609 601 XN_INV1 609 601 XP_INV2 622 603 XN_INV2 622 603 XP_INV3 610 603 XN_INV3 610 603 XP_INV4 611 610 XN_INV4 611 610 CBP 602 600 .ENDS ABT16240__OUT * 2–4 607 600 600 600 600 600 621 620 602 600 602 600 615 616 613 600 600 600 600 600 600 600 600 600 600 605 606 605 605 606 605 618 699 600 670 604 674 618 699 600 670 604 600 699 675 600 600 699 600 699 600 699 600 699 600 699 699 600 600 699 600 699 600 699 600 699 600 NM NM NM NM NM NM NM NM NM NM Q9_NPN Q11_NPN Q4_NPN Q2_NPN Q2_NPN D1_GDS D9_GSD RMOS RMOS RMOS RMOS PM NM RMOS RMOS NM D6_GSD D6_GSD PM PM NM NM PM NM PM NM PM NM PM NM POST OFFICE BOX 655303 WN=50U WN=25U WN=80U WN=25U WN=100U WN=10U WN=20U WN=25U WN=25U WN=40U 200 600 15 8 8 156 4700 WR=6U WR=4U WR=6U 10 WR=3U WP=50U WN=30U WR=3U WR=3U WN=250U 800 800 WP=30U WP=30U WN=6U WN=6U WP=20U WN=10U WP=15U WN=5U WP=4U WN=4U WP=4U WN=4U 0.3P • DALLAS, TEXAS 75265 LN=0.8U LN=0.8U LN=0.8U LN=0.8U LN=0.8U LN=0.8U LN=0.8U LN=0.8U LN=0.8U LN=0.8U RES=1K RES=3K RES=1K RES=20K LP=0.8U LN=0.8U RES=20K RES=1.5K LN=0.8U LP=0.8U LP=0.8U LN=0.8U LN=0.8U LP=0.8U LN=0.8U LP=0.8U LN=0.8U LP=0.8U LN=0.8U LP=0.8U LN=0.8U IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof. Copyright 1998, Texas Instruments Incorporated