TI UCC25701NG4

application
INFO
available
UCC15701/2
UCC25701/2
UCC35701/2
Advanced Voltage Mode Pulse Width Modulator
FEATURES
DESCRIPTION
700kHz Operation
The UCC35701/UCC35702 family of pulse width modulators is intended for
isolated switching power supplies using primary side control. They can be
used for both off-line applications and DC/DC converter designs such as in
a distributed power system architecture or as a telecom power source.
Integrated Oscillator/ Voltage Feed
Forward Compensation
Accurate Duty Cycle Limit
The devices feature low startup current, allowing for efficient off-line starting, yet have sufficient output drive to switch power MOSFETs in excess of
500kHz.
Accurate Volt-second Clamp
Optocoupler Interface
Fault Counting Shutdown
Fault Latch off or Automatic Shutdown
Soft Stop Optimized for Synchronous
Rectification
1A Peak Gate Drive Output
130mA Start-up Current
Voltage feed forward compensation is operational over a 5:1 input range
and provides fast and accurate response to input voltage changes over a
4:1 range. An accurate volt-second clamp and maximum duty cycle limit
are also featured.
Fault protection is provided by pulse by pulse current limiting as well as the
ability to latch off after a programmable number of repetitive faults has occurred.
Two UVLO options are offered. UCC35701 family has turn-on and turn-off
thresholds of 13V/9V and UCC35702 family has thresholds of 9.6V/8.8V.
750mA Operating Current
The UCC35701/2 and the UCC25701/2 are offered in the 14 pin SOIC (D),
14 pin PDIP (N) or in 14 pin TSSOP (PW) packages. The UCC15701/2 is
offered in the 14 pin CDIP (J) package.
TYPICAL APPLICATION DIAGRAM
VIN S UP P LY
R1
R2
6
R3
VREF
R6
VFF
7
RT
10
CT
VDD
UCC35701
CT
C6 VOUT
C4
C1
R4
R5
9
VS CLAMP
11
S YNC
14
SS
CS
OUT
4
ILIM
2
R8
R10
C2
CF
RF
R7
3
1
COUNT
12
VREF
RCS
C3
P GND
5
R8
VIN RETURN
RGND
8
FB
GND
13
R11
C5
R12
VOUT
R13
C6
R14
C7
R15
UDG-98005-1
SLUS293C - JANUARY 2000 - REVISED JUNE 2005
UCC15701/2
UCC25701/2
UCC35701/2
ORDERING INFORMATION
ABSOLUTE MAXIMUM RATINGS
Supply voltage (Supply current limited to 20mA) . . . . . . . . 15V
Supply Current. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20mA
Input pins ( ILIM,VFF,RT,CT,VSCLAMP,SYNC,SS, FB) . . . 6V
Output Current (OUT) DC. . . . . . . . . . . . . . . . . . . . . +/–180mA
Output Current (OUT) Pulse (0.5ms) . . . . . . . . . . . . . . +/–1.2A
Storage Temperature. . . . . . . . . . . . . . . . . . . –65°C to +150°C
Junction Temperature . . . . . . . . . . . . . . . . . . . –55°C to +150°C
Lead Temperature (Soldering, 10 sec.) . . . . . . . . . . . . +300°C
UVLO
Option
13V / 9V
–55°C to +125°C
9.6V / 8.8V
Note: All voltages are with respect to GND. Currents are positive into the specified terminal. Consult Packaging Section of
the Databook for thermal limitations and considerations of
packages.
9.6V / 8.8V
TA = TJ
13V / 9V
–40°C to +85°C
13V / 9V
0°C to +70°C
CONNECTION DIAGRAMS
9.6V / 8.8V
DIL-14, SOIC-14, TSSOP-14 (TOP VIEW)
N or J, D, PW PACKAGE
COUNT
1
14
SS
ILIM
2
13
GND
VDD
3
12
VREF
OUT
4
11
S YNC
P GND
5
10
CT
VFF
6
9
VS CLAMP
RT
7
8
FB
Package
Part Number
CDIP-14
CDIP-14
SOIC-14
PDIP-14
TSSOP-14
SOIC-14
PDIP-14
TSSOP-14
SOIC-14
PDIP-14
TSSOP-14
SOIC-14
PDIP-14
TSSOP-14
UCC15701J
UCC15702J
UCC25701D
UCC25701N
UCC25701PW
UCC25702D
UCC25702N
UCC25702PW
UCC35701D
UCC35701N
UCC35701PW
UCC35702D
UCC35702N
UCC35702PW
The D and PW packages are available taped and reeled. Add
TR suffix to the device type (e.g., UCC35701DTR).
ELECTRICAL CHARACTERISTICS:Unless otherwise specified, VDD = 11V, RT = 60.4k, CT = 330pF, CREF = CVDD =
0.1m F, VFF = 2.0V, and no load on the outputs.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNITS
UVLO Section
Start Threshold
(UCCX5701)
12
13
14
V
(UCCX5702)
8.8
9.6
10.4
V
Stop Threshold
(UCCX5701)
8
9
10
V
(UCCX5702)
8.0
8.8
9.6
V
Hysteresis
(UCCX5701)
3
4
V
(UCCX5702)
0.3
0.8
V
Supply Current
130
200
mA
Start-up Current
(UCCX5701) VDD = 11V, VDD Comparator Off
120
190
mA
(UCCX5702) VDD = 8V, VDD Comparator Off
VDD Comparator On
0.75
1.5
mA
IDD Active
(UCCX5701) IDD = 10mA
13.5
14.3
15
V
VDD Clamp Voltage
13
13.8
15
V
(UCCX5702) IDD = 10mA
(UCCX5701)
1.3
V
VDD Clamp – Start Threshold
(UCCX5702)
4.2
V
Voltage Reference
VDD = 10V to 13V, IVREF = 0mA to 2mA
4.9
5
5.1
V
VREF
20
mV
Line Regulation
VDD = 10V to 13V
2
mV
Load Regulation
IVREF = 0mA to 2mA
20
50
mA
Short Circuit Current
VREF = 0V, TJ = 25°C
2
UCC15701/2
UCC25701/2
UCC35701/2
ELECTRICAL CHARACTERISTICS:Unless otherwise specified, VDD = 11V, RT = 60.4k, CT = 330pF, CREF = CVDD =
0.1m F, VFF = 2.0V, and no load on the outputs.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNITS
Line Sense
Vth High Line Comparator
3.9
4
4.1
V
Vth Low Line Comparator
0.5
0.6
0.7
V
Input Bias Current
–100
100
nA
Oscillator Section
90
100
110
kHz
Frequency
VFF = 0.8V to 3.2V
90
100
110
kHz
Frequency
VFF = 0.6V to 3.4V (Note 1)
SYNC VIH
2
V
SYNC VIL
0.8
V
SYNC Input Current
VSYNC = 2.0V
3
10
mA
RT Voltage
VFF = 0.4V
0.5
0.6
0.7
V
VFF = 0.8V
0.75
0.8
0.85
V
VFF = 2.0V
1.95
2.0
2.05
V
VFF = 3.2V
3.15
3.2
3.25
V
VFF = 3.6V
3.3
3.4
3.5
V
VFF = 0.8V (Note 1)
0.8
V
CT Peak Voltage
VFF = 3.2V (Note 1)
3.2
V
(Note 1)
0
V
CT Valley Voltage
Soft Start/Shutdown/Duty Cycle Control Section
10
18
30
mA
ISS Charging Current
300
500
750
mA
ISS Discharging Current
25
100
mV
Saturation
VDD = 11V, IC Off
Fault Counter Section
Threshold Voltage
VFF = 0.8V to 3.2V
3.8
4
4.2
V
Saturation Voltage
VFF = 0.8V to 3.2V
100
mV
Count Charging Current
10
18
30
mA
Current Limit Section
Input Bias Current
–100
0
100
nA
Current Limit Threshold
180
200
220
mV
Shutdown Threshold
500
600
700
mV
Pulse Width Modulator Section
FB Pin Input Impedance
VFB = 3V
30
50
100
kW
Minimum Duty Cycle
VFB <= 1V
0
%
Maximum Duty Cycle
VFB >= 4.5V, VSCLAMP >= 2.0V
95
99
100
%
PWM Gain
VFF = 0.8V
35
50
70
%/V
Volt Second Clamp Section
Maximum Duty Cycle
VFF = 0.8V, VSCLAMP = 0.6V
69
74
79
%
Minimum Duty Cycle
VFF = 3.2V, VSCLAMP = 0.6V
17
19
21
%
Output Section
0.4
1
V
VOH
IOUT = –100mA, (VDD – VOUT)
0.4
1
V
VOL
IOUT = 100mA
20
100
ns
Rise Time
CLOAD = 1000pF
20
100
ns
Fall Time
CLOAD = 1000pF
Note 1: Ensured by design. Not 100% tested in production.
3
UCC15701/2
UCC25701/2
UCC35701/2
DETAILED BLOCK DIAGRAM
2*IRT
11
S
VFF
6
RT
7
CT
10
Q
IRT
3
VDD
4
OUT
5
P GND
P WM
0.2V
S
+
VALLEY
8
1.5R
VS CLAMP
RD
P EAK
0.7V
FB
S YNC
3m A
Q
RD
R
9
4V
HIGH LINE
VREF
I
SS
0.6V
4.5V
14
S S DONE
0.6V
ILIM
2
25*I
CURRENT FAULT
0.2V
CURRENT LIMIT
VREF
0.2V
D
P WM
S S DONE
COUNT
13/9V (35701)
9.6/8.8V (35702)
RUN
LOW LINE
1
Q
R
Q
VDD
SD
I
R
R
Q
SD
4V
FAULT
LATCH
5.0V
REF
12 VREF
13 GND
S HUTDOWN
LATCH
UDG-98004
PIN DESCRIPTIONS
VDD: Power supply pin. A shunt regulator limits supply
voltage to 14V typical at 10mA shunt current.
RT: The voltage on this pin mirrors VFF over a 0.8V to
3.2V range. A resistor to ground sets the ramp capacitor
charge current. The resistor value should be between
20k and 200k.
PGND: Power Ground. Ground return for output driver
and currents.
GND: Analog Ground. Ground return for all other circuits.
This pin must be connected directly to PGND on the
board.
CT: A capacitor to ground provides the oscillator/
feedforward sawtooth waveform. Charge current is 2 ·
IRT, resulting in a CT slope proportional to the input voltage. The ramp voltage range is GND to VRT.
OUT: Gate drive output. Output resistance is 10W maximum.
Period and oscillator frequency is given by:
VFF: Voltage feedforward pin. This pin connects to the
power supply input voltage through a resistive divider
and provides feedforward compensation over a 0.8V to
3.2V range. A voltage greater than 4.0V or less than
0.6V on this pin initiates a soft stop cycle.
4
T=
VR T · CT
+ t DIS CH » 0 . 5 · RT · CT
2 · IR T
F»
2
R T · CT
UCC15701/2
UCC25701/2
UCC35701/2
PIN DESCRIPTIONS (cont.)
VSCLAMP: Voltage at this pin is compared to the CT
voltage, providing a constant volt-second limit. The comparator output terminates the PWM pulse when the ramp
voltage exceeds VSCLAMP. The maximum on time is
given by:
source. While the soft start capacitor is charging, and
while VSS < (0.4 VFB), the duty cycle, and therefore the
output voltage of the converter is determined by the soft
start circuitry.
At High Line or Low Line fault conditions, the soft start
capacitor is discharged with a controlled discharge current of about 500mA. During the discharge time, the duty
cycle of the converter is gradually decreased to zero.
This soft stop feature allows the synchronous rectifiers to
gradually discharge the output LC filter. An abrupt shut
off can cause the LC filter to oscillate, producing unpredictable output voltage levels.
V
· CT
t ON = VS CLAMP
2 · IR T
The maximum duty cycle limit is given by:
DMAX =
t ON VVS CLAMP
=
T
VR T
FB: Input to the PWM comparator. This pin is intended
to be driven with an optocoupler circuit. Input impedance
is 50kW Typical modulation range is 1.6V to 3.6V.
All other fault conditions (UVLO, VREF Low, Over Current (0.6V on ILIM) or COUNT) will cause an immediate
stop of the converter. Furthermore, both the Over Current
fault and the COUNT fault will be internally latched until
VDD drops below 9V or VFF goes below the 600mV
threshold at the input of the Low Line comparator.
SYNC: Level sensitive oscillator sync input. A high level
forces the gate drive output low and resets the ramp capacitor. On-time starts at the negative edge the pulse.
There is a 3mA pull down current on the pin, allowing it to
be disconnected when not used.
After all fault conditions are cleared and the soft start capacitor is discharged below 200 mV, a soft start cycle will
be initiated to restart the converter.
VREF: 5.0V trimmed reference with 2% variation over
line, load and temperature. Bypass with a minimum of
0.1mF to ground.
ILIM: Provides a pulse by pulse current limit by terminating the PWM pulse when the input is above 200mV. An
input over 600mV initiates a latched soft stop cycle.
SS: Soft Start pin. A capacitor is connected between this
pin and ground to set the start up time of the converter.
After power up (VDD>13V AND VREF>4.5V), or after a
fault condition has been cleared, the soft start capacitor
is charged to VREF by a nominal 18mA internal current
COUNT: Capacitor to ground integrates current pulses
generated when ILIM exceeds 200mV. A resistor to
ground sets the discharge time constant. A voltage over
4V will initiate a latched soft stop cycle.
APPLICATION INFORMATION
(Note: Refer to the Typical Application Diagram on the first
page of this datasheet for external component names.) All the
equations given below should be considered as first order approximations with final values determined empirically for a specific application.
The circuit will start at this point. IVDD will increase from
the start up value of 130mA to the run value of 750mA.
The capacitor on SS is charged with a 18mA current.
When the voltage on SS is greater than 0.8V, output
pulses can begin, and supply current will increase to a
level determined by the MOSFET gate charge requirements to IVDD ~ 1mA + QT · fs. When the output is active, the bootstrap winding should be sourcing the supply
current. If VDD falls below the UVLO stop threshold, the
controller will enter a shutdown sequence and turn the
controller off, returning the start sequence to the initial
condition.
Power Sequencing
VDD is normally connected through a high impedance
(R6) to the input line, with an additional path (R7) to a
low voltage bootstrap winding on the power transformer.
VFF is connected through a divider (R1/R2) to the input
line.
For circuit activation, all of the following conditions are
required:
VDD Clamp
An internal shunt regulator clamps VDD so the voltage
does not exceed a nominal value of 14V. If the regulator
is active, supply current must be limited to less than
20mA.
1. VFF between 0.6V and 4.0V (operational input voltage
range).
2. VDD has been under the UVLO stop threshold to reset
the shutdown latch.
3. VDD is over the UVLO start threshold.
5
UCC15701/2
UCC25701/2
UCC35701/2
APPLICATION INFORMATION (cont.)
Output Inhibit
VFF is intended to operate accurately over a 4:1 range
between 0.8V and 3.2V. Voltages at VFF below 0.6V or
above 4.0V will initiate a soft stop cycle and a chip restart
when the under/over voltage condition is removed.
During normal operation, OUT is driven high at the start
of a clock period and is driven low by voltages on CT, FB
or VSCLAMP.
Volt-Second Clamp
The following conditions cause the output to be immediately driven low until a clock period starts where none of
the conditions are true:
A constant volt-second clamp is formed by comparing the
timing capacitor ramp voltage to a fixed voltage derived
from the reference. Resistors R4 and R5 set the
volt-second limit. For a volt-second product defined as
VIN tON(max), the required voltage at VSCLAMP is:
1. ILIM > 0.2V
2. FB or SS is less than 0.8V
æ R2 ö
÷ · VIN · t ON (ma x)
ç
èR1 + R 2 ø
.
RT · CT
Current Limiting
(
ILIM is monitored by two internal comparators. The current limit comparator threshold is 0.2V. If the current limit
comparator is triggered, OUT is immediately driven low
and held low for the remainder of the clock cycle, providing pulse-by-pulse over-current control for excessive
loads. This comparator also causes CF to be charged for
the remainder of the clock cycle.
)
The duty cycle limit is then:
VVS CLAMP
, or
VVFF
If repetitive cycles are terminated by the current limit
comparator causing COUNT to rise above 4V, the shutdown latch is set. The COUNT integration delay feature
will be bypassed by the shutdown comparator which has
a 0.6V threshold. The shutdown comparator immediately
sets the shutdown latch. RF in parallel with CF resets the
COUNT integrator following transient faults. RF must be
greater than (4 · R4) · (1 – DMAX).
VVS CLAMP
.
æ R2 ö
÷
VIN · ç
èR1 + R 2 ø
The maximum duty cycle is realized when the
feedforward voltage is set at the low end of the operating
range (VFF = 0.8V).
The absolute maximum duty cycle is:
DMAX =
VVS CLAMP VR EF
R5
=
·
0.8
0.8 R 4 + R 5
Frequency Set
Latched Shutdown
The frequency is set by a resistor from RT to ground and
a capacitor from CT to ground. The frequency is approxi2
mately: F =
(RT · CT )
If ILIM rises above 0.6V, or COUNT rises to 4V, the shutdown latch will be set. This will force OUT low, discharge
SS and COUNT, and reduce IDD to approximately
750mA. When, and if, VDD falls below the UVLO stop
threshold, the shutdown latch will reset and IDD will fall
to 130mA, allowing the circuit to restart. If VDD remains
above the UVLO stop threshold (within the UVLO band),
an alternate restart will occur if VFF is momentarily reduced below 1V. External shutdown commands from any
source may be added into either the COUNT or ILIM
pins.
External synchronization is via the SYNC pin. The pin
has a 1.5V threshold , making it compatible with 5V and
3.3V CMOS logic. The input is level sensitive, with a high
input forcing the oscillator ramp low and the output low.
An active pull down on the SYNC pin allows it to be unconnected when not used.
Gate Drive Output
Voltage Feedforward
The UCC35701/2 is capable of a 1A peak output current.
Bypass with at least 0.1mF directly to PGND. The capacitor must have a low equivalent series resistance and inductance. The connection from OUT to the power
MOSFET gate should have a 2W or greater damping resistor and the distance between chip and MOSFET
should be minimized. A low impedance path must be established between the MOSFET source (or ground side
of the current sense resistor), the VDD capacitor and
PGND. PGND should then be connected by a single path
(shown as RGND) to GND.
The voltage slope on CT is proportional to line voltage
over a 4:1 range and equals 2·VFF (RT·CT). The capacitor charging current is set by the voltage across RT.
V(RT) tracks VFF over a range of 0.8V to 3.2V. A changing line voltage will immediately change the slope of
V(CT), changing the pulse width in a proportional manner
without using the feedback loop, providing excellent dynamic line regulation.
6
UCC15701/2
UCC25701/2
UCC35701/2
APPLICATION INFORMATION (cont.)
UCC35701/2 is pin to pin compatible to UCC3570 but is
not a direct drop-in replacement for UCC3570 sockets.
The changes required to the power supply printed circuit
board of for existing UCC3570 designs are minimal. For
conversion, only one extra resistor to set the volt-second
clamp needs to be added to the existing PC board layouts. In addition, some component values will need to
be changed due to the functionality change in of four of
the IC pins.
Transitioning From UCC3570 To UCC35701
The UCC35701/2 is an advanced version of the popular,
low power UCC3570 PWM. Significant improvements
were made to the IC’s oscillator and PWM control sections to enhance overall system performance. All of the
key attributes and functional blocks of the UCC3570
were maintained in the UCC35701/2. A typical application using UCC3570 and UCC35701/2 is shown in Fig. 6
for comparison.
The Pinout Changes from UCC3570 are as follows.
The advantages of the UCC35701/2 over the UCC3570
are as follows.
Pin 7 was changed from SLOPE to RT (for timing
resistor)
Improved oscillator and PWM control section.
Pin 8 was changed from ISET to VSCLAMP (requiring
one additional resistor from pin 9 to VREF)
A precise maximum volt-second clamp circuit. The
UCC3570 has a dual time base between oscillator and
feedforward circuitry. The integated time base in
UCC35701/2 improves the duty cycle clamp accuracy,
providing better than ± 5% accurate volt- second
clamp over full temperature range.
Pin 10 was changed from RAMP to CT (single timing
capacitor)
Pin 11 was changed from FREQ to SYNC (input only)
Additional Information
Separately programmable oscillator timing resistor
(RT) and capacitor (CT) circuits provide a higher
degree of versatility.
Please refer to the following two Unitrode application
topics on UCC3570 for additional information.
An independent SYNC input pin for simple external
synchronization.
[1] Application Note U-150, Applying the UCC3570 Voltage-Mode PWM Controller to Both Off-line and DC/DC
Converter Designs by Robert A. Mammano
A smaller value filter capacitor (0.1mF) can be used
with the enhanced reference voltage.
[2] Design Note DN-62, Switching Power Supply Topology, Voltage Mode vs. Current Mode by Robert
Mammano
TYPICAL WAVEFORMS
FEEDBK
VS CLAMP
CT
S OFTS T
S OFT S TART
HIGH DC
LOW DC
ZERO DC
S OFT S TOP
V-S CLAMP
Figure 1. Timing diagram for PWM action with forward, soft start and volt-second clamp.
7
UDG-98207
UCC15701/2
UCC25701/2
UCC35701/2
TYPICAL WAVEFORMS (cont.)
VFF
CT
S YNC
UDG-98208
Figure 2. Timing diagram for oscillator waveforms showing feedforward action and synchronization.
TYPICAL CHARACTERISTIC CURVES
1.03
1000
100
NORMALIZED DUTY CYCLE
FREQUENCY [kHz]
VFF=3.2
100pF
150pF
220pF
330pF
470pF
10
20
60
100
140
RT [K ]
180
NORMALIZED FREQUENCY
1
0.99
VFF=3.2
0.98
5
25
45
0.98
-35
-15
5
25
45
65
85
Figure 5. Normalized maximum duty cycle vs.
temperature.
VFF=0.8
-15
0.99
TEMPERATURE [°C]
1.01
-35
VFF=0.8
1.00
-55
CT=330pF
FOSC = 100kHz
-55
1.01
0.97
220
Figure 3. Oscillator frequency vs. RT and CT.
1.02
1.02
65
85
105
125
TEMPERATURE [°C]
Figure 4. Oscillator frequency vs. temperature.
8
105
125
UCC15701/2
UCC25701/2
UCC35701/2
APPLICATION INFORMATION (cont.)
VIN+
R1
R5
UCC3570
R2
6
VFF
7
S LOP E
10
RAMP
9
IS ET
11
FREQ
14
SS
1
COUNT
R6
VDD
3
VOUT
R3
CR
C4
C1
R8
OUT
4
R4
R9
CT
RT
ILIM 2
C2
R S NS
CS S
CF
RF
P GND
5
R GND
C3
12
VREF
8
FB
R7
GND
13
R11
VOUT
C5
R13
C6
R12
R14
C7
R15
VIN+
UCC35701
R1
R5
R2
R6
6
VFF
VDD
3
VOUT
R3
7
CT
C4
RT
C1
R8
10 CT
OUT
4
9
ILIM
2
R4
R9
R NEW
VS CLAMP
C2
11 S YNC
R S NS
CS S
14 S S
CF
1
RF
P GND
5
COUNT
R GND
C3
12 VREF
R7
GND 13
8
FB
R11
VOUT
C5
R12
R13
C6
R14
C7
R15
UDG-98210
Figure 6. Single-ended forward circuit comparison between UCC3570 and UCC37501.
9
UCC15701/2
UCC25701/2
UCC35701/2
REVISION HISTORY
DATE
02/16/05
6/16/05
REVISION
SLUS293B
SLUS293C
REASON
Add FB to abs max table. Created revision history table.
Updated block diagram and the SS pin description.
10
PACKAGE OPTION ADDENDUM
www.ti.com
24-Jan-2013
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package Qty
Drawing
Eco Plan
Lead/Ball Finish
(2)
MSL Peak Temp
Op Temp (°C)
Top-Side Markings
(3)
(4)
UCC15701J
OBSOLETE
CDIP
J
14
TBD
Call TI
Call TI
-55 to 125
UCC15701L
OBSOLETE
LCCC
FK
20
TBD
Call TI
Call TI
-55 to 125
UCC25701D
ACTIVE
SOIC
D
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
UCC25701D
UCC25701DG4
ACTIVE
SOIC
D
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
UCC25701D
UCC25701DTR
ACTIVE
SOIC
D
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
UCC25701D
UCC25701DTRG4
ACTIVE
SOIC
D
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
UCC25701D
UCC25701N
ACTIVE
PDIP
N
14
25
Green (RoHS
& no Sb/Br)
CU NIPDAU
N / A for Pkg Type
-40 to 85
UCC25701N
UCC25701NG4
ACTIVE
PDIP
N
14
25
Green (RoHS
& no Sb/Br)
CU NIPDAU
N / A for Pkg Type
-40 to 85
UCC25701N
UCC25701PW
ACTIVE
TSSOP
PW
14
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
25701
UCC25701PWG4
ACTIVE
TSSOP
PW
14
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
25701
UCC25701PWTR
ACTIVE
TSSOP
PW
14
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
25701
UCC25701PWTRG4
ACTIVE
TSSOP
PW
14
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
25701
UCC25702D
ACTIVE
SOIC
D
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
UCC25702D
UCC25702DG4
ACTIVE
SOIC
D
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
UCC25702D
UCC25702DTR
ACTIVE
SOIC
D
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
UCC25702D
UCC25702DTRG4
ACTIVE
SOIC
D
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
UCC25702D
UCC25702N
ACTIVE
PDIP
N
14
25
Green (RoHS
& no Sb/Br)
CU NIPDAU
N / A for Pkg Type
-40 to 85
UCC25702N
UCC25702NG4
ACTIVE
PDIP
N
14
25
Green (RoHS
& no Sb/Br)
CU NIPDAU
N / A for Pkg Type
-40 to 85
UCC25702N
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
24-Jan-2013
Orderable Device
Status
(1)
Package Type Package Pins Package Qty
Drawing
Eco Plan
Lead/Ball Finish
(2)
MSL Peak Temp
Op Temp (°C)
Top-Side Markings
(3)
(4)
UCC25702PW
ACTIVE
TSSOP
PW
14
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
25702
UCC25702PWG4
ACTIVE
TSSOP
PW
14
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
25702
UCC25702PWTR
ACTIVE
TSSOP
PW
14
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
25702
UCC25702PWTRG4
ACTIVE
TSSOP
PW
14
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
25702
UCC35701D
ACTIVE
SOIC
D
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
UCC35701D
UCC35701DG4
ACTIVE
SOIC
D
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
UCC35701D
UCC35701DTR
ACTIVE
SOIC
D
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
UCC35701D
UCC35701DTRG4
ACTIVE
SOIC
D
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
UCC35701D
UCC35701N
ACTIVE
PDIP
N
14
25
Green (RoHS
& no Sb/Br)
CU NIPDAU
N / A for Pkg Type
0 to 70
UCC35701N
UCC35701NG4
ACTIVE
PDIP
N
14
25
Green (RoHS
& no Sb/Br)
CU NIPDAU
N / A for Pkg Type
0 to 70
UCC35701N
UCC35701PW
ACTIVE
TSSOP
PW
14
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
0 to 70
35701
UCC35701PWG4
ACTIVE
TSSOP
PW
14
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
0 to 70
35701
UCC35701Q
OBSOLETE
UTR
20
TBD
Call TI
Call TI
0 to 70
UCC35701QTR
OBSOLETE
UTR
20
TBD
Call TI
Call TI
0 to 70
UCC35702D
ACTIVE
SOIC
D
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
UCC35702D
UCC35702DG4
ACTIVE
SOIC
D
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
UCC35702D
UCC35702N
ACTIVE
PDIP
N
14
25
Green (RoHS
& no Sb/Br)
CU NIPDAU
N / A for Pkg Type
0 to 70
UCC35702N
UCC35702NG4
ACTIVE
PDIP
N
14
25
Green (RoHS
& no Sb/Br)
CU NIPDAU
N / A for Pkg Type
0 to 70
UCC35702N
UCC35702PW
ACTIVE
TSSOP
PW
14
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
0 to 70
35702
Addendum-Page 2
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
24-Jan-2013
Orderable Device
Status
(1)
UCC35702PWG4
ACTIVE
Package Type Package Pins Package Qty
Drawing
TSSOP
PW
14
90
Eco Plan
Lead/Ball Finish
(2)
Green (RoHS
& no Sb/Br)
MSL Peak Temp
Op Temp (°C)
Top-Side Markings
(3)
CU NIPDAU
Level-2-260C-1 YEAR
(4)
0 to 70
35702
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
Only one of markings shown within the brackets will appear on the physical device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF UCC15701, UCC35701 :
• Catalog: UCC35701
• Military: UCC15701
NOTE: Qualified Version Definitions:
Addendum-Page 3
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
24-Jan-2013
• Catalog - TI's standard catalog product
• Military - QML certified for Military and Defense Applications
Addendum-Page 4
PACKAGE MATERIALS INFORMATION
www.ti.com
26-Jan-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
UCC25701DTR
SOIC
D
14
2500
330.0
16.4
6.5
9.0
2.1
8.0
16.0
Q1
UCC25701PWTR
TSSOP
PW
14
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
UCC25702DTR
SOIC
D
14
2500
330.0
16.4
6.5
9.0
2.1
8.0
16.0
Q1
UCC25702PWTR
TSSOP
PW
14
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
UCC35701DTR
SOIC
D
14
2500
330.0
16.4
6.5
9.0
2.1
8.0
16.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
26-Jan-2013
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
UCC25701DTR
SOIC
D
14
2500
333.2
345.9
28.6
UCC25701PWTR
TSSOP
PW
14
2000
367.0
367.0
35.0
UCC25702DTR
SOIC
D
14
2500
333.2
345.9
28.6
UCC25702PWTR
TSSOP
PW
14
2000
367.0
367.0
35.0
UCC35701DTR
SOIC
D
14
2500
333.2
345.9
28.6
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated