NSC DM8556N

DM7556/DM8556 TRI-STATEÉ Programmable
Binary Counters
General Description
Features
These circuits are synchronous, edge-sensitive, fully-programmable 4-bit counters. The counters feature both conventional totem-pole and TRI-STATE outputs; such that
when the outputs are in the high impedance mode, they can
be used to enter data from the bus lines. In addition, the
clear input operates completely independent of all other inputs. During the programming operation, data is loaded into
the flip-flops on the positive-going edge of the clock pulse.
To facilitate cascading of these counters, the MAX COUNT
output can be tied directly into the count enable input of the
next counter.
Y
Y
Y
Y
Y
Typical clock frequency 35 MHz
TRI-STATE outputs
Fully independent clear
Synchronous loading
Cascading circuitry provided internally
Connection Diagram
Dual-In-Line Package
TL/F/6588 – 1
Order Number DM7556J or DM8556N
See NS Package Number J16A or N16A
Function Table
Control Inputs
I/O Ports
Active Outputs
LOAD
CE
CLK
OD
Reset
I/OA
I/OB
I/OC
I/OD
QA
QB
QC
QD
H
H
H
H
L
H
H
X
X
X
X
H
L
L
X
X
L
L
L
H
L
H
L
L
H
H
H
L
L
L
L
L
L
Z
QA0
Z
a
L
L
Z
Z
QB0 QC0
Z
Z
b
c
COUNT
Z
Z
L
Z
QD0
Z
d
L
L
QA0
QA0
A
L
L
L
L
QB0 QC0
QB0 QC0
B
C
COUNT
COUNT
L
L
QD0
QD0
D
u
u
u
Z
Z
The I/O pins are used as inputs when they are TRI-STATED, and the LOAD input is Low. They are outputs and active
when LOAD input is High and OD is Low.
H e High Level (Steady State)
L e Low Level (Steady State)
X e Don’t Care including transitions
a, b, c, d e The level of the steady state input at inputs A, B, C, D respectively
QA0, QB0, QC0, QD0 e The level of QA, QB, QC, QD respectively, before the indicated steady state input conditions
were established.
TRI-STATEÉ is a registered trademark of the National Semiconductor Corporation.
C1995 National Semiconductor Corporation
TL/F/6588
RRD-B30M105/Printed in U. S. A.
DM7556/DM8556 TRI-STATE Programmable Binary Counters
August 1989
Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Note: The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings.
The ‘‘Recommended Operating Conditions’’ table will define
the conditions for actual device operation.
Supply Voltage
7V
Input Voltage
5.5V
Operating Free Air Temperature Range
b 55§ C to a 125§ C
DM75
DM85
0§ C to a 70§ C
Storage Temperature Range
b 65§ C to a 150§ C
Recommended Operating Conditions
Symbol
DM7556
Parameter
DM8556
Units
Min
Nom
Max
Min
Nom
Max
4.5
5
5.5
4.75
5
5.25
VCC
Supply Voltage
VIH
High Level Input Voltage
VIL
Low Level Input Voltage
0.8
0.8
V
IOH
High Level Output Current
b2
b 5.2
mA
IOL
Low Level Output Current
fCLK
Clock Frequency (Note 1)
0
tW
Pulse Width
(Note 1)
Clock
25
Clear
20
20
Load
30
30
tCE
tSETUP(1)
tHOLD(1)
tSETUP(0)
tHOLD(0)
TA
Count Enable
Time (Note 1)
Setup Time High
Logic Level (Note 1)
Hold Time High
Logic Level (Note 1)
Setup Time Low
Logic Level (Note 1)
Hold Time Low
Logic Level (Note 1)
2
2
16
25
0
30
30
Hold
b 10
b 10
Data
25
25
Load
30
30
Data
5
5
Load
b 10
b 10
Data
30
30
Load
25
25
Data
5
5
Load
b 10
b 10
Free Air Operating Temperature
b 55
2
V
16
mA
25
MHz
25
Setup
Note 1: TA e 25§ C and VCC e 5V.
V
125
0
ns
ns
ns
ns
ns
ns
70
§C
Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)
Symbol
Parameter
Conditions
Min
Typ
(Note 1)
Max
Units
b 1.5
V
VI
Input Clamp Voltage
VCC e Min, II e b12 mA
VOH
High Level Output
Voltage
VCC e Min, IOH e Max
VIL e Max, VIH e Min
VOL
Low Level Output
Voltage
VCC e Min, IOL e Max
VIH e Min, VIL e Max
II
Input Current @ Max
Input Voltage
VCC e Max, VI e 5.5V
IIH
High Level Input Current
VCC e Max, VI e 2.4V
40
mA
IIL
Low Level Input Current
VCC e Max, VI e 0.4V
b 1.6
mA
IOZH
Off-State Output Current with
High Level Output
Voltage Applied
VCC e Max, VO e 2.4V
VIH e Min, VIL e Max
40
mA
Off-State Output Current with
Low Level Output
Voltage Applied
VCC e Max, VO e 0.4V
VIH e Min, VIL e Max
b 40
mA
Short Circuit
Output Current
VCC e Max
(Note 2)
Supply Current
VCC e Max
IOZL
IOS
ICC
2.4
V
0.4
V
1
mA
DM75
b 25
b 70
DM85
b 25
b 70
75
100
mA
mA
Note 1: All typicals are at VCC e 5V, TA e 25§ C.
Note 2: Not more than one output should be shorted at a time.
Switching Characteristics at VCC e 5V and TA e 25§ C (See Section 1 for Test Waveforms and Output Load)
Symbol
Parameter
From (Input)
To (Output)
RL e 400X
CL e 5 pF
Min
Max
CL e 50 pF
Min
Units
Max
fMAX
Maximum Clock Frequency
tPLH
Propagation Delay Time
Low to High Level Output
Clock to
Output
25
22
ns
tPHL
Propagation Delay Time
High to Low Level Output
Clock to
Output
44
ns
tPLH
Propagation Delay Time
Low to High Level Output
Clock to
MAX-CNT
33
ns
tPHL
Propagation Delay Time
High to Low Level Output
Clock to
MAX-CNT
33
ns
tPHL
Propagation Delay Time
High to Low Level Output
Reset to
Output
44
ns
tPZH
Output Enable Time
to High Level Output
Output
Disable to Q
20
ns
tPZL
Output Enable Time
to Low Level Output
Output
Disable to Q
20
ns
tPHZ
Output Disable Time
from High Level Output
Output
Disable to Q
12
ns
tPLZ
Output Disable Time
from Low Level Output
Output
Disable to Q
20
ns
3
MHz
75/8556
TL/F/6588 – 2
Logic Diagram
4
Timing Diagram
75/8556 Typical Clear, Preset, Count, Inhibit Sequence
TL/F/6588 – 3
Sequence
(1) Clear to zero.
(2) Load binary five.
(3) Count six, seven, eight, nine, ten, eleven, twelve, thirteen, fourteen, fifteen, zero.
(4) Disable TRI-STATE outputs.
(5) Disable counter.
(6) Count to one.
5
Switching Time Waveforms
Clock and Reset Voltage
TL/F/6588 – 4
Count Enable and Clock
TL/F/6588 – 5
Load, Data and Clock
TL/F/6588 – 6
Output Disable
TL/F/6588 – 7
6
Physical Dimensions inches (millimeters)
Ceramic Dual-In-Line Package (J)
Order Number DM7556J
NS Package Number J16A
7
DM7556/DM8556 TRI-STATE Programmable Binary Counters
Physical Dimensions inches (millimeters) (Continued)
Molded Dual-In-Line Package (N)
Order Number DM8556N
NS Package Number N16A
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and whose
failure to perform, when properly used in accordance
with instructions for use provided in the labeling, can
be reasonably expected to result in a significant injury
to the user.
National Semiconductor
Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: 1(800) 272-9959
Fax: 1(800) 737-7018
2. A critical component is any component of a life
support device or system whose failure to perform can
be reasonably expected to cause the failure of the life
support device or system, or to affect its safety or
effectiveness.
National Semiconductor
Europe
Fax: (a49) 0-180-530 85 86
Email: cnjwge @ tevm2.nsc.com
Deutsch Tel: (a49) 0-180-530 85 85
English Tel: (a49) 0-180-532 78 32
Fran3ais Tel: (a49) 0-180-532 93 58
Italiano Tel: (a49) 0-180-534 16 80
National Semiconductor
Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960
National Semiconductor
Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.