PC87435 Enhanced IPMI Baseboard Management Controller General Description The PC87435, like all members of National’s AdvancedI/O family, is PC01 and ACPI compliant. The National Semiconductor PC87435 is a highlyintegrated Enhanced IPMI Baseboard Management Controller (BMC), or satellite management controller, with an embedded RISC core and advanced functions. It is targeted for a wide range of host-independent controlled platforms such as servers and desktops. Outstanding Features The PC87435 incorporates National’s CompactRISC® CR16B core (a high-performance 16-bit RISC processor), on-chip flash and RAM memories, system support functions, Low Pin Count (LPC) host interface and a Bus Interface Unit (BIU) that directly interfaces with optional expansion memory and I/O devices. System support functions include: two SMBus® channels; high-accuracy analog-to-digital (ADC) for system control, system health monitoring and analog controls, USART for ICMB extension, Watchdog and other timers; interrupt control and general-purpose I/O (GPIO). The PC87435 interfaces with the host via an LPC bus that provides three interface channels, with peripherals and IPMI devices via two independent SMBuses and with additional memory and I/O ports via a private expansion bus. ■ Intelligent Platform Management Interface (IPMI)optimized BMC ■ 16-bit RISC core, with 2 Mbyte linear address space and running at up to 20 MHz ■ On-chip flash and RAM ■ Host interface, based on Intel’s LPC Interface Specification Revision 1.0, September 29th, 1997 ■ Two SMBus interface modules (each module can be master and slave) ■ USART for ICMB interface extension ■ System timers, PWM and ADC channels ■ 84/108 GPIO ports with a variety of wake-up events ■ Random Number Generator for IPMI v1.5 authentication ■ Integrated RTC ■ Low current consumption ■ JTAG-based debugger interface System Connection Diagram RJ45 PCI NIC South Bridge LPC SMBus1 SERIRQ SMI SCI VBAT VSB VDD Temperature Sensor IPMB VIN Fan In Fan Out PC87435 Baseboard Management Controller SMBus 2 PC87417 ServerI/O SEEPROM UART LM84 LM85 LM87 32.768 KHz GPIOs Wake-Up Expansion Bus PC16550 UART = Optional Component NV SRAM x86 Boot Blocks RS485 XCVR ICMB ICMB DS14185 XCVR Emergency Management Port CompactRISC is a trademark, and TRI-STATE and National Semiconductor are registered trademarks of National Semiconductor Corporation. All other brand or product names are trademarks of their respective holders. © 2003 National Semiconductor Corporation www.national.com PC87435 Enhanced IPMI Baseboard Management Controller April 2003 Revision 1.01 PC87435 Features ■ Supports Intelligent Platform Management Interface (IPMI) Specification v1.5, February 21, 2001 ■ Supports Microsoft® Advanced Power Management (APM) Specifications Revision 1.2, February 1996 ■ Each module: — Is master and slave — Detects up to three simultaneous slave addresses — Supports polling and interrupt controlled operation — Generates a wake-up signal on detection of a Start Condition while in Idle mode — Has optional internal pull-up on SDA and SCL pins Embedded Controller Features ■ ■ ■ Processing Unit — CompactRISC CR16B 16-bit embedded RISC processor core — 2 Mbytes of linear address space Internal Memory — 128 Kbytes of on-chip flash memory — Field upgradable by host, CR16B, parallel programmer interface or JTAG — Boot block for CR16B — Memory contents protection — 4096 bytes of on-chip RAM Expansion Memory (Optional in 176-pin packages) — Three address zones for static devices, with configurable wait states and 8- or 16-bit-wide bus — Up to 1 Mbyte of additional code and data — Supports host-controlled code download and onboard flash update — Memory access protection ■ Host Interface Channels — Three KCS host interface channels — IRQ, SMI and SCI (PWUREQ) generation ■ Multi-Input Wake-Up (MIWU) — Supports up to 32 wake-up or interrupt inputs — Special input for system On/Off switch — Generates wake-up event to PMC (Power Management Control) module — Generates interrupts to ICU module — Provides user-selectable trigger conditions ■ ■ ■ ■ Two 16-bit Multi-Function Timer (MFT16) modules. Each module: — Contains two 16-bit timers — Supports Pulse Width Modulation (PWM), Capture and Counter modes ■ Universal Synchronous/Asynchronous Receiver-transmitter (USART) — A full-duplex USART channel — Programmable baud rate — Synchronous mode with either internal or external clock — 7-, 8- or 9-bit protocols — Data transfer via Interrupt, polling — Data double buffering with DMA support ■ Pulse Width Modulation (PWM) Module — Eight outputs — 8-bit resolution — Common input clock prescaler ■ Timer and WATCHDOG — 16-bit periodic interrupt timer with 30 µs resolution and 5-bit prescaler for embedded controller tick and periodic wake-up tasks — 8-bit WATCHDOG timer ■ Hardware Monitoring (by ADC) — 14 inputs, with 10-bit resolution — Controlled by embedded controller — System Voltage Measurement ❏ Up to eight external measurement points Interrupt Control Unit (ICU) — 31 maskable vector interrupt sources — 26 general-purpose external interrupt inputs through MIWU — Enable and pending indication for each interrupt — Non-maskable interrupt input ❏ Four internal measurement points — Diode-Based Temperature Measurement ❏ Software-controlled fault detection ❏ Authentication Function Support — Random Number Generator (RNG) — Full Random using temperature, voltage and system noise. Hardware-monitored over-temperature detection — Production time calibration using flash parameters ■ General-Purpose I/O (GPIO) — 84/108 port pins in 128/176 packages, respectively — I/O pins individually configured as input or output with optional pull-up resistors — 27 external wake-up events — Low-cost external GPIO expansion www.national.com Two SMBus Interface modules. Development Support Features — Interface to debugger via JTAG pins ❏ ISE/ADB mode (DEV mode) ❏ On-board Debug mode — Flash programming via JTAG ■ 2 CR16B Access to Host Controlled Functions — Enabled when host inactive Revision1.01 (Continued) Host Controlled Function Features Clocking, Supply and Package Information ■ LPC System Interface — Synchronous cycles, up to 33 MHz bus clock — Serial IRQ — I/O and Memory read and write cycles — LPC and FWH read cycles ■ Base Address (BADDR) strap to determine the base address of the configuration Index-Data register pairPC01 and ACPI Compliant — PnP Configuration Register structure — Flexible resource allocation for all logical devices ❏ Relocatable base address ■ ■ ❏ — — — — 15 IRQ routing options Shared Memory and Protection — Bridges LPC access to internal and expansion memory — CR16B controlled, LPC access protection — FWH transaction support ■ Real-Time Clock (RTC) ■ System Wake-Up Control (SWC) — Wake-up on detection on: — Software controlled off events — Optional routing of power-up request to IRQ, SMI and SCI (PWUREQ) lines Revision 1.01 TRI-STATE of all the pins Development (ISE/ADB) On-board development Programing Environment Clocks — Single 32.768 KHz crystal oscillator — On-chip high frequency clock generator ❏ CPU clock 4-20 MHz ❏ Software-controlled frequency generation ❏ Based on the 32.768 KHz input — 32.768 KHz clock output — CPU clock output — Generates SCI (PWUREQ) for ACPI systems ■ Strap Input Controlled Operating Modes ■ Power Management Control (PMC) — Separate 3.3V supply for the CPU and its peripherals (VCC), Analog (AVCC) and for the other functions (VDD) — All pins are 5V tolerant and back-drive protected (except the LPC bus pins) — Backup battery input for RTC, and wake-up configuration — Reduced power consumption capability — Automatic wake-up on system events ■ 3 Package options — 176-pin LQFP package for Expansion Memory use and development — 128-pin LQFP package for a minimal BMC www.national.com PC87435 Features PC87435 Physical Dimensions All dimensions are in millimeters 128-pin LQFP Package Order Number: PC87435-VLB NS Package Number VLB128 www.national.com 4 Revision1.01 PC87435 Enhanced IPMI Baseboard Management Controller Physical Dimensions (Continued) All dimensions are in millimeters 176-Low Profile Plastic Quad Flatpack (LQFP) Order Number PC87435-VPC NS Package Number VPC176 LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. National Semiconductor Corporation Americas Email: [email protected] 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. National Semiconductor Europe Fax: +49 (0) 180-530 85 86 Email: [email protected] Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 87 90 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: [email protected] National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507 Email: [email protected] www.national.com National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.