N CLC5958 14-bit, 52MSPS A/D Converter General Description Features The CLC5958 is a monolithic 14-bit, 52MSPS analog-to-digital converter. The ultra-wide dynamic range and high sample rate of the device make it an excellent choice for wideband receivers found in multi-channel basestations. The CLC5958 integrates a low distortion track-and-hold amplifier and a 14-bit multi-stage quantizer on a single die. Other features include differential analog inputs, low jitter differential clock inputs, an internal bandgap voltage reference, and CMOS/TTL compatible outputs. The CLC5958 is fabricated on the National ABIC-V 0.8 micron BiCMOS process. • 14-bit • 52MSPS • Ultra-wide dynamic range Noise floor: -72dBFS SFDR: 90dB • Excellent performance to Nyquist • IF sampling capability • Very small package: 48-pin CSP • Programmable output levels: 3.3V to 5V The CLC5958 features a 90dB spurious free dynamic range (SFDR) and a 70dB signal to noise ratio (SNR). The balanced differential analog inputs ensure low even-order distortion, while the differential clock inputs permit the use of balanced clock signals to minimize clock jitter. The 48-pin CSP package provides an extremely small footprint for applications where space is a critical consideration. The package also provides a very low thermal resistance to ambient. The CLC5958 may be operated with a single +5V power supply. Alternatively, an additional supply may be used to program the digital output levels over the range of +3.3V to +5V. Operation over the industrial temperature range of -40°C to +85°C is guaranteed. National Semiconductor tests each part to verify compliance with the guaranteed specifications. Applications • Multi-channel basestations • Multi-standard basestations: GSM, WCDMA, DAMPS, etc. • Smart antenna systems • Wireless local loop • Wideband digital communications Actual Size (Bottom View) Output Response with GSM 1800 Blocker Single-Tone Output Spectrum -20 0 Power at the Antenna (dBm) Sample Rate = 52MSPS Input Frequency = 5MHz -20 Power (dBFS) CLC5958 14-bit, 52MSPS A/D Converter September 1999 -40 -60 -80 -100 Full Scale = -24dBM Res. BW = 200KHz -40 -25dBm blocker -60 -80 -101dBm reference -100 -120 -120 0 5 10 15 Frequency (MHz) © 1999 National Semiconductor Corporation Printed in the U.S.A. 20 25 0 5 10 15 20 25 Frequency (MHz) http://www.national.com CLC5958 Electrical Characteristics (Vcc= +5V, DVcc= +3.3V, 52MSPS; unless specified, Tmin = -40°C, Tmax = +85°C) PARAMETERS RESOLUTION DIFF. INPUT VOLTAGE RANGE MAXIMUM CONVERSION RATE SNR SFDR SFDR EXCLUDING 2nd & 3rd HARM. NO MISSING CODES CONDITIONS TEMP fin = 10MHZ, Ain = -0.6dBFS fin = 10MHZ, Ain = -0.6dBFS fin = 10MHZ, Ain = -0.6dBFS fin = 10MHZ, Ain = -0.6dBFS RATINGS UNITS NOTES 1 MIN TYP 52 69 80 85 14 2.048 65 71 90 92 Guaranteed Bits V MSPS dBFS dB dB +25°C +25°C -71.0 -72.0 dBFS dBFS Full Full Full +25°C +25°C +25°C +25°C MAX NOISE AND DISTORTION noise floor fin = 5MHz Ain = -1dBFS fin = 5MHz Ain = -20dBFS 2nd & 3rd harmonic distortion (w/o dither) Ain = -1dBFS fin = 5MHz fin = 20MHz Ain = -1dBFS fin = 70MHz Ain = -3dBFS next worst harmonic distortion (w/o dither) Ain = -1dBFS fin = 5MHz fin = 20MHz Ain = -1dBFS fin = 70MHz Ain = -3dBFS worst harmonic distortion (with dither) Ain = -6dBFS fin = 5MHz fin = 20MHz Ain = -6dBFS Ain = -6dBFS fin = 70MHz fin = 70MHz (2nd & 3rd excluded) Ain = -6dBFS 2-Tone IM distortion (w/o dither) fin1 =12MHz, fin2 = 15MHz Ain1 = Ain2 = -7dBFS SINAD (w/o dither) Ain = -1dBFS fin = 5MHz +25°C +25°C +25°C -90 -87 -78 dBFS dBFS dBFS +25°C +25°C +25°C -92 -90 -90 dBFS dBFS dBFS +25°C +25°C +25°C +25°C -95 -95 -82 -95 dBFS dBFS dBFS dBFS +25°C -100 dBFS +25°C 69 dB CLOCK RELATED SPURIOUS TONES fs/8, fs/4 next worst clock spur calibration sideband coefficient +25°C +25°C +25°C -95 -100 100e-6 dBFS dBFS DC ACCURACY AND PERFORMANCE differential non-linearity integral non-linearity offset error gain error +25°C +25°C +25°C +25°C ±0.3 ±1.5 ±2.0 2 LSB LSB mV % of FS DYNAMIC PERFORMANCE large-signal bandwidth aperture jitter +25°C +25°C 210 0.5 MHz ps(rms) TIMING effective aperture delay (tA) pipeline delay (tP) output buffer delay (to) data valid buffer delay (tDAV) +25°C Full +25°C +25°C -0.2 3 6.6 6.6 ns clk cycle ns ns ANALOG INPUT CHARACTERISTICS single-ended input resistance single-ended capacitance +25°C +25°C 500 3.6 Ω pF ENCODE INPUT CHARACTERISTICS VIH VIL differential input swing IIL IIH Full Full Full Full Full 2 3 4 3.9 3.0 0.2 4.5 3.8 2 25 V V V µA µA Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters. http://www.national.com 1 1 1 1 1 2 5 6 7 7 CLC5958 Electrical Characteristics (Vcc= +5V, DVcc= +3.3V, 52MSPS; unless specified, Tmin = -40°C, Tmax = +85°C) PARAMETERS CONDITIONS TEMP RATINGS MIN DIGITAL OUTPUT CHARACTERISTICS VOH IOH = 50µA VOL IOL = 50µA Full Full SUPPLY CHARACTERISTICS +5V supply current (VCC) +3.3V supply current (DVCC) power dissipation VCC power supply rejection ratio UNITS TYP MAX 3.2 0.1 +25°C +25°C +25°C +25°C NOTES 260 32 1.4 0.75 300 40 V V mA mA W mV/V 1 1 Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters. CLC5958Notes Timing Diagram 1) 2) 3) 4) 5) These parameters are 100% tested at 25°C. Harmonics and clock spurious are removed in noise measurements. 4th or higher harmonic. Low frequency dither injected in the DC to 500KHz band. Next worst clock spur is a subharmonic of fs, but not fs/8 or fs/4. See text on spurious. 6) 7) See text on calibration sidebands in the application information section. Encode levels are referenced to VCC, i.e. the minimum VIH value is 1.1V below VCC, and the maximum VIH value is 0.5V below VCC. N+1 Analog Input tA ENCODE Data N N-1 N-2 N-3 tO : N+3 N+2 N+1 N DAV tO tDAV Delay from rising edge of ENCODE to output data transition – nominally 6.6ns tDAV: Delay from falling edge of ENCODE to rising edge of DAV – nominally 6.6ns Effective aperture delay tA : – nominally -0.2ns CLC5958 Timing Diagram Absolute Maximum Ratings positive supply voltage differential voltage between any two grounds analog input voltage range digital input voltage range output short circuit duration (one-pin to ground) junction temperature storage temperature range lead solder duration (+240°C) Recommended Operating Conditions (VCC) -0.5V to +6V <200mV GND to VCC -0.5V to +VCC infinite 175°C -65°C to 150°C 5sec positive supply voltage (VCC) analog input voltage range input coupling operating temperature range digital output supply voltage (DVCC) analog input common mode voltage +5V ±5% 2.048Vpp diff. AC -40°C to +85°C +3.3V ±5% Vcm ±0.025V Package Thermal Resistance Note: Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to maximum ratings for extended periods may affect device reliability. Package θJA θJC 48-pin CSP 39°C/W 5°C/W Package Transistor Count Transistor count 10,000 Ordering Information Model CLC5958SLB CLC5958PCASM Temperature Range -40°C to +85°C Description 48-pin CSP (industrial temperature range) Fully loaded evaluation board with CLC5958 … ready for test. 3 http://www.national.com CLC5958 Typical Performance Characteristics (Vcc= +5V, 52MSPS; unless specified) Single-Tone Output Spectrum Single-Tone Output Spectrum 0 0 Fs = 52MSPS Fin = 5MHz Ain = -0.6dBFS Fs = 52MSPS Fin = 75MHz Ain = -3.2dBFS -20 Power (dBFS) Power (dBFS) -20 -40 -60 -80 -40 Fundamental = 75MHz -60 -80 3rd 2nd -100 -100 -120 -120 0 10 5 15 20 0 25 10 5 25 -20 0 -40 Power at the Antenna (dBm) Fs = 52MSPS Fin = 10MHz Ain = -6dBFS -20 Power (dBFS) 20 Single-Tone Output Spectrum w/200KHz Res. BW Single-Tone Output Spectrum (w/Dither) Dither -60 -80 -100 Full Scale = -24dBm Fin = 10MHz Ain = -25dBm -40 -60 -80 -101dBm reference -100 -120 -120 0 10 5 15 20 0 25 10 5 15 20 25 Frequency (MHz) Frequency (MHz) Two-Tone Output Spectrum Two-Tone Output Spec. w/200KHz Res. BW 0 -20 Fs = 52MSPS f1 = 5MHz f2 = 10MHz f2 Power at the Antenna (dBm) f1 -20 Power (dBFS) 15 Frequency (MHz) Frequency (MHz) -40 -60 -80 f2-f1 -100 2f2-f1 f1+f2 -120 Fin1 = 5MHz Fin2 = 10MHz Ain1 = -31dBm Ain2 = -31dBm -40 -60 -80 -100 -120 0 10 5 15 20 0 25 Frequency (MHz) 10 5 15 20 25 Frequency (MHz) Differential Non-Linearity Integral Non-Linearity 1.0 3.0 Fs = 52MSPS Fin = 4.9791 2.0 0.6 LSBs LSBs 1.0 0.2 -0.2 0 -1.0 -0.6 -2.0 -3.0 -1.0 0 4000 8000 12000 16000 Code http://www.national.com Fs = 52MSPS Fin = 4.9791MHz 0 4000 8000 Code 4 12000 16000 CLC5958 Typical Performance Characteristics (Vcc= +5V, 52MSPS; unless specified) Noise and Spurious vs. Amplitude at Fin = 10MHz Spurious vs. Amplitude with Dither at Fin = 10MHz 120 120 Fs = 52MSPS 2nd or 3rd Harmonic 110 110 Other Spurious Fs/8 or Fs/4 100 -dBFS -dBFS 100 90 2nd or 3rd Harmonic 80 90 Fs/8 or Fs/4 Other Spurious 80 Noise Floor 70 70 60 60 Fs = 52MSPS -70 -60 -30 -40 -50 -10 -20 -70 0 -60 -50 Amplitude (dBFS) -20 -30 -40 -10 0 Amplitude (dBFS) Noise and Spurious vs. Amplitude at Fin = 75MHz Spurious vs. Amplitude with Dither at Fin = 75MHz 120 120 Fs = 52MSPS 110 110 100 Fs/8 or Fs/4 -dBFS -dBFS 100 90 Other Spurious 80 2nd or 3rd Harmonic 90 Fs/8 or Fs/4 Other Spurious 80 2nd or 3rd Harmonic Noise Floor 70 70 60 60 Fs = 52MSPS -70 -60 -50 -30 -40 -20 -10 -70 0 -60 -50 Amplitude (dBFS) Noise and Distortion vs. Sample Rate -20 -10 0 Clock Spurious vs. Sample Rate 120 120 Fin = 10MHz Ain = -0.6dBFS 110 Fin = 10MHz Ain = -0.6dBFS 110 "next clock spurs" fs/8 100 2nd or 3rd Harmonic -dBFS dBFS -30 -40 Amplitude (dBFS) 90 80 100 fs/4 90 Other Spurious 80 70 Noise Floor 60 70 10 60 50 40 30 20 10 70 60 50 40 30 20 Sample Rate (MSPS) 70 Sample Rate (MSPS) Noise and Spurious vs. Input Frequency Noise and Spurious vs. Input Frequency 120 120 Fs = 52MSPS Ain = -0.6dBFS 110 Fs = 52MSPS Ain = -3.2dBFS 110 Other Spurious Fs/8 or Fs/4 100 -dBFS -dBFS 100 90 2nd or 3rd Harmonic Fs/8 or Fs/4 90 80 80 2nd or 3rd Harmonic Other Spurious 70 70 Noise Floor Noise Floor 60 60 0 5 10 15 20 0 25 10 20 30 40 50 60 70 Input Frequency (MHz) Input Frequency (MHz) 5 http://www.national.com CLC5958 Pin Definitions 1 GND GND 48 2 GND GND 47 3 GND VCC 46 4 GND CLC5958 (MSB) D13 45 5 VCC D12 44 6 VCC D11 43 7 VCC D10 42 8 GND D9 41 9 ENCODE D8 40 10 ENCODE D7 39 11 GND DVCC 38 12 GND DVCC 37 13 AIN GND 36 14 AIN GND 35 15 GND D6 34 16 VCC D5 33 17 VCC AIN, AIN (Pins 13, 14) Differential inputs. Self biased at a common mode voltage of +3.25V. The ADC full scale input is 2.048Vpp differential. ENCODE, ENCODE (Pins 9, 10) Differential clock inputs. ENCODE initiates a new data conversion cycle on each rising edge. Clock signals may be sinusoidal or square waves with PECL encode levels. The falling edge of ENCODE clocks internal pipeline stages. D0-D13 (Pins 28 - 34, 39 - 45) Digital data outputs. CMOS and TTL compatible. D0 is the LSB and D13 is the inverted MSB. Output coding is two’s complement. DAV (Pin 27) Data valid. The rising edge of this signal occurs when output data is valid and may be used to latch data into following circuitry. VCM (Pin 21) Internal analog input common mode voltage reference. Nominally +3.25V. Can be used to establish the analog input common mode voltage for DC coupled applications (DC coupling not recommended, see applications section). GND (Pins 1 - 4, 8, 11, 12, 15, 19, 20, 23 - 26, 35, 36, 47, 48, and vias) circuit ground. VCC (Pins 5 - 7, 16 - 18, 22, 46) +5V power supply. Bypass each group of supply pins to ground with a 0.01µF capacitor. DVCC (Pins 37, 38) +3.3V to +5V power supply for the digital outputs. Establishes the high output level for the digital outputs. Bypass to ground with a 0.1µF capacitor. D4 32 vias 18 VCC D3 31 19 GND D2 30 20 GND D1 29 21 VCM (LSB) DO 28 22 VCC DAV 27 23 GND GND 26 24 GND GND 25 CLC5958 Block Diagram AIN Summing Network T&H Residue Amp 10-bit Fine ADC ENCODE 4-bit DAC 4-bit Flash Over-range Correction Logic & Output Buffers http://www.national.com 6 CLC5958 Package Dimensions 7 http://www.national.com CLC5958 Application Information Driving the Analog Inputs The differential analog inputs, AIN and AIN, are biased from an internal 3.25V reference (a 2.4V bandgap reference plus a diode) through an on-chip resistance of 500Ω. This bias voltage is set for optimum performance, and varies with temperature. Since DC coupling the inputs overrides the internal common mode voltage, it is recommended that the inputs to the CLC5958 be AC coupled whenever possible. The time constant of the input coupling network must be greater than 1µsec to minimize distortion due to nonlinear input bias currents. Additionally, the common mode source impedance should be less than 100Ω at the sample rate. If DC coupling is required, then the VCM output may be used to establish the input common mode voltage. The CLC5958 samples the common mode voltage at the internal track-and-hold output and servos the VCM output to establish the optimum common mode potential at the track-and-hold. It is possible to use the VCM output to construct an external servo loop. Figure 1 below illustrates one input coupling method. The transformer provides noiseless single-ended to differential conversion. The two 50Ω resistors in the secondary define the input impedance and provide a low common mode source impedance through the bypass capacitors. 0.1 100 AIN 39pf CLC5958 VIN VIN 39pf AIN 100 0.1 Figure 2: Differential Amplifier Driving the ENCODE Inputs The ENCODE and ENCODE inputs are differential clock inputs that are referenced to VCC. They may be driven with PECL input levels. Alternatively they may be driven with a differential input (e.g. a sine input) that is centered at 1.2 Volts below VCC and which meets the min and max ratings for VIL and VIH. Low noise differential clock signals provide the best SNR performance for the converter. The ENCODE inputs are not self biasing, so a DC bias current path must be provided to each of the inputs. Figure 3 shows one method of driving the encode inputs. 25 0.1 Clock ENCODE 1:1 MC10EL16 0.1 CLC5958 D D AIN 0.1 VIN 0.1 Q Q VBB 1:1.4 50 25 ENCODE CLC5958 332 0.01 0.1 50 Figure 3: ENCODE Inputs AIN The transformer converts the single-ended clock signal to a differential signal. The center-tap of the secondary is biased by the VBB potential of the ECL buffer. The diodes in the secondary limit the input swing to the buffer. 0.1 Figure 1: Input Coupling Alternatively, the inputs can be driven using a differential amplifier as shown in Figure 2. The network of Figure 2 uses a simple RC low-pass filter to roll off the noise of the differential amplifier. The network has a cutoff frequency of 40MHz. Different noise filter designs are required for different applications. For example, an IF application would require a band-pass noise filter. The analog input lines should be routed close together so that any coupling from other sources is common mode. http://www.national.com 332 8 Since the encode inputs are close to the analog inputs, it is recommended that the analog inputs be routed on the top of the board directly over a ground plane and that the encode lines be routed on the back of the board and then connected through via to the encode inputs. Latching the Output Data The rising edge of DAV is approximately centered in the data transition window, and may be used to latch the output data. The DAV output has twice the load driving capability of the data outputs so that two latch clock inputs may be driven by this output. Routing Output Data Lines It is recommended that the ground plane be removed under the data output lines to minimize the capacitive loading of these lines. In some systems this may not be permissible because of EMI considerations. Harmonics and Clock Spurious Harmonics are created by non-linearity in the track-andhold and the quantizer. Harmonics that arise from repetitive non-linearities in the quantizer may be reduced by the application of a dither signal. Transformers and baluns can contribute harmonic distortion, particularly at low frequencies where transformer operation relies on magnetic flux in the core. If a transformer is used to perform single-ended to differential conversion at the input, care should be taken in the selection of the transformer. The clock is internally divided by the CLC5958 in order to generate internal control signals. These divided clocks can contribute spurious energy, principally at fs/4 and fs/8. The clock spurious is typically less than -90dBFS. 32 ∗ 4.8671e 6 n = round =3 52e 6 f ∆ = 4.8671e 6 − 3 ∗ 52e 32 6 = 7.9KHz If the input is a full scale input, then the magnitude of the sidebands is derived as: x = 1024 π 7.9e 3 / 52e 6 = 0.489 a ∆ = 100e -6 ∗ sin ( .489 ) = 96e -6 = − 80dBc .489 The sidebands roll off rapidly with increasing sideband offset. For example, if the sideband is offset 200KHz from the carrier (in an adjacent GSM channel) as opposed to the 7.9KHz offset from the previous example, the sideband magnitude is reduced to -116dBc. Figure 4 shows how the sideband offset frequency varies with input frequency at a sample rate of 52MSPS. 800 Calibration Sidebands The CLC5958 incorporates on-board calibration. The calibration process creates low level sideband spurious close to the carrier and near DC for some input frequencies. In most applications these sidebands will not be an issue. The sidebands add negligible power to the carrier and therefore do not reduce sensitivity in receiver applications. Also, the sidebands never fall in adjacent channels with any appreciable power. They may be visible in some very narrow-band applications, and so are documented here for completeness. 700 f∆ (KHz) 600 500 400 300 200 100 0 0 10 5 15 20 25 Input Frequency (MHz) The offset of the sidebands relative to the carrier and relative to DC is derived using the equations: 32 fin n = round fs f∆ = fin − nfs 32 Figure 4: Sideband Offset vs. Input Frequency The sideband magnitude is a function of the sideband offset, as illustrated in Figure 5. -80 Sideband Magnitude (dBc) where f∆ is the sideband offset, fin is the input frequency, fs is the sample rate, and round(•) denotes integer rounding. The magnitude of the sideband relative to the carrier for a full scale input tone is approximated by the equations: x = 1024 π f ∆ / f s a∆ =α sin ( x ) x where a∆ is the sideband magnitude relative to the input, and α is the calibration sideband coefficient. The value of α rolls off 2dB per dB as the input amplitude is reduced. For example, assume the input frequency is 4.8671MHz and the sample rate is 52MSPS. Then the sideband offset is derived as follows: -85 -90 -95 -100 -105 -110 -115 -120 0 100 200 300 400 500 600 700 800 f∆ (KHz) Figure 5: Sideband Magnitude vs. Sideband Offset 9 http://www.national.com Power Supplies The VCC pins supply power to all of the CLC5958 circuitry with the exception of the digital output buffers. The DVCC pins provide power to the digital output buffers. Each supply pin should be connected to a supply (i.e. do not leave any supply pins floating). Local groups of supply pins should be bypassed with.01uF capacitors. These capacitors should be placed as close to the part as possible. Avoid using via to the ground plane. If vias to the ground plane cannot be avoided, then use multiple vias in close proximity to the bypass capacitor. The supplies should be bypassed in a manner to prevent supply return currents from flowing near the analog inputs. The evaluation board layout is an example of how to accomplish this. Layout Recommendations for the CSP The 48 lead chip scale package not only provides a small footprint, but also provides an excellent connection to ground. The thermal vias on the bottom of the package also serve as additional ground pads. The solder pad dimensions on the pc board should match the package pads 1:1. Soldering Recommendations for the CSP A 4 mil thick stencil for the solder screen printing is recommended. The suggested IR reflow profile is: Ramp Up: Dwell Time > 183°C: Solder Temperature: (max solder temperature): Dwell Time @ Max Temp: Ramp Down: 2°C/sec 75 sec 215°C 235°C 5 sec 2°C/sec The digital output buffer supplies (DVCC) provide a means for programming the output buffer high level. Supply values ranging from 3.3V to 5.0V may be applied to these pins. In general, best performance is achieved with DVCC set to 3.3V. CLC5958 Evaluation Board Description The CLC5958 evaluation printed circuit board provides a convenient test bed for rapid evaluation of the CLC5958. It illustrates the proper approach to layout in order to achieve best performance, and provides a performance benchmark. Analog Input The CLC5958 evaluation board is configured to be driven by a single-ended signal at the AIN SMA connector (the AIN connector is disconnected). The AIN SMA connector should be driven from a 50Ω source impedance. A full scale input is approximately 1.4Vpp (7dBm). The single-ended input is converted to a differential input by an on-board transformer. When performing sine wave testing, it is critical that the input sine wave be filtered to remove harmonics and source noise. Encode Input The CLK SMA connector is the encode input and should also be driven from a 50Ω source. A low jitter 16dBm sine wave should be applied at this input. In some cases it may be necessary to band-pass filter the sine wave in order to achieve low jitter. http://www.national.com 10 The single-ended clock input is converted to a differential signal by an on-board transformer and buffered by an ECL buffer. Digital Outputs The digital outputs are available at the Eurocard connector (J1). Data bits D0 through D13 are available at J1 pins 18B through 5B. The data ready signal (labeled DR in the schematic) is available at J1 pin 20B. These outputs are also available at the HP 01650-63203 termination adapter for direct connection to an HP logic analyzer (see evaluation board schematic). The outputs are buffered by 3.3V digital latches. The falling edge of the data ready signal may be used to latch the output data. Supply Voltages Power is sourced to the board through the Eurocard connector. A 5V supply should be connected at J1 pins 32A and 32B. A 3.3V supply should be connected at J1 pins 31A and 31 B. The ground return for these supplies is at J1 pins 27A, 27B, 28A, and 28B. It is recommended that low noise linear supplies be used. CLC5958 Evaluation Board Layout CLC5958PCASM Layer 1 CLC5958PCASM Layer 2 CLC5958PCASM Layer 3 CLC5958PCASM Layer 4 11 http://www.national.com CLC5958 Evaluation Board Schematic http://www.national.com 12 CLC5958 14-bit, 52MSPS A/D Converter Customer Design Applications Support National Semiconductor is committed to design excellence. For sales, literature and technical support, call the National Semiconductor Customer Response Group at 1-800-272-9959 or fax 1-800-737-7018. Life Support Policy National’s products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of National Semiconductor Corporation. As used herein: 1. Life support devices or systems are devices or systems which, a) are intended for surgical implant into the body, or b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. N National Semiconductor Corporation National Semiconductor Europe National Semiconductor Hong Kong Ltd. National Semiconductor Japan Ltd. 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 Fax: (+49) 0-180-530 85 86 E-mail: europe.support.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Francais Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 13th Floor, Straight Block Ocean Centre, 5 Canton Road Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 Tel: 81-043-299-2309 Fax: 81-043-299-2408 National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. http://www.national.com 13