Multiformat SDTV Video Decoder
with Fast Switch Overlay Support
ADV7188
FEATURES
Multiformat video decoder supports NTSC (J/M/4.43),
PAL (B/D/G/H/I/M/N), SECAM
Integrates four 54 MHz, Noise Shaped Video (NSV®), 12-bit ADCs
SCART fast blank support
Clocked from a single 28.63636 MHz crystal
Line-locked clock-compatible (LLC)
Adaptive Digital Line Length Tracking (ADLLT™), signal
processing, and enhanced FIFO management give
mini-TBC functionality
5-line adaptive comb filters
Proprietary architecture for locking to weak, noisy, and
unstable video sources such as VCRs and tuners
Subcarrier frequency lock and status information output
Integrated automatic gain control (AGC) with adaptive peak
white mode
Macrovision® copy protection detection
Chroma transient improvement (CTI)
Digital noise reduction (DNR)
Multiple programmable analog input formats
CVBS (composite video)
Y/C (S-video)
YPrPb (component) (VESA, MII, SMPTE, and BETACAM)
12 analog video input channels
Integrated antialiasing filters
Programmable interrupt request output pin
Automatic NTSC/PAL/SECAM identification
Digital output formats (8-bit, 10-bit, 16-bit, or 20-bit)
ITU-R BT.656 YCrCb 4:2:2 output + HS, VS, and FIELD
0.5 V to 1.6 V analog signal input range
Differential gain: 0.4% typical
Differential phase: 0.4° typical
Programmable video controls
Peak white/hue/brightness/saturation/contrast
Integrated on-chip video timing generator
Free-run mode (generates stable video output with no input)
VBI decode support for close captioning (including Gemstar®
1×/2× (XDS)), WSS, CGMS, teletext, VITC, VPS
Power-down mode
2-wire serial MPU interface (I2C® compatible)
3.3 V analog, 1.8 V digital core, 3.3 V input/output supply
Industrial temperature grade: −40°C to +85°C
80-lead, Pb-free LQFP
APPLICATIONS
High end DVD recorders
Video projectors
HDD-based PVRs/DVDRs
LCD TVs
Set-top boxes
Professional video products
AVR receiver
GENERAL DESCRIPTION
The ADV7188 integrated video decoder automatically detects and
converts standard analog baseband television signals compatible
with worldwide NTSC, PAL, and SECAM standards into
4:2:2 component video data compatible with 20-/16-/10-/8-bit
CCIR 601/CCIR 656.
The advanced, highly flexible digital output interface enables
performance video decoding and conversion in line-locked,
clock-based systems. This makes the device ideally suited for a
broad range of applications with diverse analog video characteristics, including tape-based sources, broadcast sources, security
and surveillance cameras, and professional systems.
The accurate 12-bit ADC provides professional quality video
performance and is unmatched. This allows true 10-bit
resolution in the 10-bit output mode.
The 12 analog input channels accept standard composite, S-video,
and component video signals in an extensive number of
combinations.
AGC and clamp-restore circuitry allow an input video signal
peak-to-peak range of 0.5 V to 1.6 V. Alternatively, these can be
bypassed for manual settings.
The fixed 54 MHz clocking of the ADCs and datapath for all
modes allows very precise, accurate sampling and digital filtering.
The line-locked clock output allows the output data rate, timing
signals, and output clock signals to be synchronous, asynchronous,
or line locked even with ±5% variation in line length. The output
control signals allow glueless interface connections in most
applications. The ADV7188 modes are set up over a 2-wire,
serial, bidirectional port (I2C compatible).
SCART and overlay functionality are enabled by the ability of
the ADV7188 to process CVBS and standard definition RGB
signals simultaneously. Signal mixing is controlled by the fast
blank pin. The ADV7188 is fabricated in a 3.3 V CMOS process.
Its monolithic CMOS construction ensures greater functionality
with lower power dissipation. It is packaged in a small, Pb-free,
80-lead LQFP.
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2007 Analog Devices, Inc. All rights reserved.
ADV7188
TABLE OF CONTENTS
Features .............................................................................................. 1
Global Status Registers .............................................................. 23
Applications....................................................................................... 1
Standard Definition Processor (SDP).......................................... 24
General Description ......................................................................... 1
SD Luma Path ............................................................................. 24
Revision History ............................................................................... 3
SD Chroma Path......................................................................... 24
Introduction ...................................................................................... 4
Sync Processing .......................................................................... 25
Analog Front End ......................................................................... 4
VBI Data Recovery..................................................................... 25
Standard Definition Processor (SDP)........................................ 4
General Setup.............................................................................. 25
Functional Block Diagram .............................................................. 4
Color Controls ............................................................................ 28
Specifications..................................................................................... 5
Clamp Operation........................................................................ 30
Electrical Characteristics............................................................. 5
Luma Filter .................................................................................. 31
Video Specifications..................................................................... 6
Chroma Filter.............................................................................. 34
Analog Specifications................................................................... 6
Gain Operation........................................................................... 35
Thermal Specifications ................................................................ 7
Chroma Transient Improvement (CTI) .................................. 39
Timing Specifications .................................................................. 7
Digital Noise Reduction (DNR) and Luma Peaking Filter... 39
Timing Diagrams.......................................................................... 8
Comb Filters................................................................................ 40
Absolute Maximum Ratings............................................................ 9
AV Code Insertion and Controls ............................................. 43
Package Thermal Performance................................................... 9
Synchronization Output Signals............................................... 45
ESD Caution.................................................................................. 9
Sync Processing .......................................................................... 53
Pin Configuration and Function Descriptions........................... 10
VBI Data Decode ....................................................................... 53
Analog Front End ........................................................................... 12
I2C Interface ................................................................................ 60
Analog Input Muxing ................................................................ 13
Standard Detection and Identification.................................... 62
Manual Input Muxing................................................................ 15
I2C Readback Registers .............................................................. 64
XTAL Clock Input Pin Functionality....................................... 16
Pixel Port Configuration ............................................................... 79
28.63636 MHz Crystal Operation ............................................ 16
Pixel Port–Related Controls...................................................... 79
Antialiasing Filters ..................................................................... 16
MPU Port Description................................................................... 80
SCART and Fast Blanking......................................................... 16
Register Accesses ........................................................................ 81
Fast Blank Control...................................................................... 17
Register Programming............................................................... 81
Global Control Registers ............................................................... 21
I2C Sequencer.............................................................................. 81
Power-Saving Modes.................................................................. 21
I2C Programming Examples ..................................................... 81
Reset Control .............................................................................. 21
I2C Register Maps ........................................................................... 82
Global Pin Control ..................................................................... 21
User Map ..................................................................................... 82
Rev. A | Page 2 of 112
ADV7188
User Sub Map...............................................................................99
Digital Inputs.............................................................................110
PCB Layout Recommendations ................................................. 109
XTAL and Load Capacitor Values Selection .........................110
Analog Interface Inputs........................................................... 109
Typical Circuit Connection .........................................................111
Power Supply Decoupling ....................................................... 109
Outline Dimensions......................................................................112
PLL ............................................................................................. 109
Ordering Guide .........................................................................112
Digital Outputs (Both Data and Clocks) .............................. 109
REVISION HISTORY
1/07—Rev. 0 to Rev. A
Corrected Register and Bit Names................................... Universal
Changes to Pin Configuration and
Function Descriptions Section .................................................10
Change to Table 9 ............................................................................14
Change to Table 17..........................................................................22
Change to VBI Data Recovery Section.........................................25
Changes to Table 24 ........................................................................25
Changes to SFL_INV, Address 0x41 [6] Section.........................26
Change to Table 35..........................................................................31
Change to Table 40..........................................................................36
Change to LAGT [1:0], Luma Automatic Gain Timing,
Address 0x2F [7:6] Section .......................................................36
Change to NVBIOLCM [1:0], NTSC VBI Odd Field Luma
Comb Mode, Address 0xEB [7:6] Section ..............................43
Change to NVBIELCM [1:0], NTSC VBI Even Field Luma
Comb Mode, Address 0xEB [5:4] Section ..............................43
Change to NVBIOCCM [1:0], NTSC VBI Odd Field Chroma
Comb Mode, Address 0xEC [7:6] Section ..............................43
Change to NVBIECCM [1:0], NTSC VBI Even Field Chroma
Comb Mode, Address 0xEC [5:4] Section ..............................43
Changes to NEWAVMODE, New AV Mode,
Address 0x31 [4] Section...........................................................47
Change to Table 69..........................................................................56
Added Standard Detection and Identification Section ..............62
Changes to MPU Port Description Section.................................80
Changes to I2C Programming Examples Section........................81
Change to Table 104........................................................................82
Changes to Table 105 ......................................................................84
Change to Table 107......................................................................101
7/05—Revision 0: Initial Version
Rev. A | Page 3 of 112
ADV7188
INTRODUCTION
STANDARD DEFINITION PROCESSOR (SDP)
The ADV7188 is a high quality, single chip, multiformat video
decoder that automatically detects and converts PAL, NTSC,
and SECAM standards in the form of composite, S-video, and
component video into a digital ITU-R BT.656 format.
The ADV7188 is capable of decoding a large selection of baseband
video signals in composite, S-video, and component formats. The
video standards that are supported include PAL B/D/I/G/H,
PAL 60, PAL M, PAL N, PAL Nc, NTSC M/J, NTSC 4.43, and
SECAM B/D/G/K/L. The ADV7188 can automatically detect
the video standard and process it accordingly.
The advanced, highly flexible digital output interface enables
performance video decoding and conversion in line-locked, clockbased systems. This makes the device ideally suited for a broad
range of applications with diverse analog video characteristics,
including tape-based sources, broadcast sources, security and
surveillance cameras, and professional systems.
The ADV7188 has a 5-line, superadaptive, 2D comb filter that
provides superior chrominance and luminance separation when
decoding a composite video signal. This highly adaptive filter
automatically adjusts its processing mode according to the video
standard and signal quality without requiring user intervention.
Video user controls such as brightness, contrast, saturation, and
hue are also available within the ADV7188.
ANALOG FRONT END
The ADV7188 analog front end includes four 12-bit NSV ADCs
that digitize the analog video signal before applying it to the
standard definition processor (SDP). The analog front end uses
differential channels for each ADC to ensure high performance
in mixed-signal applications.
The ADV7188 implements the patented ADLLT algorithm to
track varying video line lengths from sources such as a VCR.
ADLLT enables the ADV7188 to track and decode poor quality
video sources such as VCRs and noisy sources from tuner outputs,
VCD players, and camcorders. The ADV7188 contains a CTI
processor that sharpens the edge rate of chroma transitions,
resulting in sharper vertical transitions.
The front end also includes a 12-channel input mux that enables
multiple video signals to be applied to the ADV7188. Current and
voltage clamps are positioned in front of each ADC to ensure
that the video signal remains within the range of the converter.
Fine clamping of the video signals is performed downstream
by digital fine clamping within the ADV7188. The ADCs are
configured to run in 4× oversampling mode.
The ADV7188 can process a variety of VBI data services, such
as closed captioning (CC), wide-screen signaling (WSS), copy
generation management system (CGMS), Gemstar® 1×/2×,
extended data service (XDS), and teletext. The ADV7188 is
fully Macrovision certified; detection circuitry enables Type I,
Type II, and Type III protection levels to be identified and
reported to the user. The decoder is also fully robust to all
Macrovision signal inputs.
The ADV7188 has optional antialiasing filters on each of
the four input channels. The filters are designed for standard
definition (SD) video with approximately 6 MHz bandwidth.
SCART and overlay functionality are enabled by the ability of
the ADV7188 to process CVBS and standard definition RGB
signals simultaneously. Signal mixing is controlled by the fast
blank (FB) pin.
FUNCTIONAL BLOCK DIAGRAM
CLAMP
ANTIALIAS
FILTER
A/D
CLAMP
ANTIALIAS
FILTER
A/D
CLAMP
ANTIALIAS
FILTER
A/D
A/D
SYNC PROCESSING AND
CLOCK GENERATION
DATA
PREPROCESSOR
12
12
12
DECIMATION AND 12
DOWNSAMPLING
12
FILTERS
12
12
SYNC AND
CLK CONTROL
10
STANDARD DEFINITION PROCESSOR
CVBS/Y
LUMA
FILTER
LUMA
RESAMPLE
SYNC
EXTRACT
RESAMPLE
CONTROL
10
LUMA
2D COMB Y
(5H MAX)
CVBS
CHROMA
C
DEMOD
Cr
Cb
R
G
COLOR SPACE
CONVERSION
B
CHROMA
FILTER
CHROMA
RESAMPLE
HS
CHROMA Cr
2D COMB Cb
(4H MAX)
FAST BLANK
OVERLAY
CONTROL
AND
AV CODE
INSERTION
Y
Cr
Cb
ADV7188
SERIAL INTERFACE
CONTROL AND VBI DATA
CONTROL
AND DATA
P19 TO P10
P9 TO P0
20
FSC
RECOVERY
FB
SCLK
SDA
ALSB
PIXEL
DATA
VS
FIELD
LLC1
LLC2
VBI DATA RECOVERY
GLOBAL CONTROL
SYNTHESIZED
LLC CONTROL
MACROVISION
DETECTION
STANDARD
AUTODETECTION
FREE-RUN
OUTPUT CONTROL
Figure 1.
Rev. A | Page 4 of 112
SFL
INT
05478-001
INPUT
MUX
CLAMP
12
OUTPUT FORMATTER
12
CVBS, S-VIDEO,
YPrPb, OR
SCART (RGB AND CVBS)
AIN1–
AIN12
ANTIALIAS
FILTER
ADV7188
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V, nominal input range 1.6 V.
Operating temperature range, unless otherwise noted.
Table 1.
Parameter
STATIC PERFORMANCE 1, 2 , 3
Resolution (Each ADC)
Integral Nonlinearity
Differential Nonlinearity
DIGITAL INPUTS
Input High Voltage 4
Input Low Voltage 5
Input Current 6, 7
Input Capacitance 8
DIGITAL OUTPUTS
Output High Voltage 9
Output Low Voltage9
High Impedance Leakage Current
Output Capacitance8
POWER REQUIREMENTS8
Digital Core Power Supply
Digital Input/Output Power Supply
PLL Power Supply
Analog Power Supply
Digital Core Supply Current
Digital Input/Output Supply Current
PLL Supply Current
Analog Supply Current
Power-Down Current
Power-Up Time
Symbol
Test Conditions
N
INL
DNL
BSL at 54 MHz
BSL at 54 MHz
VIH
VIL
IIN
Min
Typ
Max
Unit
−1.5/+2.5
−0.7/+0.7
12
±8
−0.99/+2.5
Bits
LSB
LSB
0.8
+50
+10
10
V
V
μA
μA
pF
0.4
10
20
V
V
μA
pF
2
−50
−10
CIN
VOH
VOL
ILEAK
COUT
DVDD
DVDDIO
PVDD
AVDD
IDVDD
IDVDDIO
IPVDD
IAVDD
ISOURCE = 0.4 mA
ISINK = 3.2 mA
2.4
1.65
3.0
1.71
3.15
CVBS input 10
SCART RGB FB input 11
IPWRDN
tPWRUP
1
1.8
3.3
1.8
3.3
105
4
11
99
269
0.65
20
2.0
3.6
1.89
3.45
V
V
V
V
mA
mA
mA
mA
mA
mA
ms
All ADC linearity tests performed with the input range at full scale − 12.5% and at zero scale + 12.5%.
Maximum INL and DNL specifications obtained with the part configured for component video input.
3
Temperature range TMIN to TMAX, −40°C to +85°C. The minimum/maximum specifications are guaranteed over this range.
4
To obtain specified VIH level on Pin 29, Register 0x13 (write only) must be programmed with Value 0x04. If Register 0x13 is programmed with Value 0x00, then VIH on Pin 29 is 1.2 V.
5
To obtain specified VIL level on Pin 29, Register 0x13 (write only) must be programmed with Value 0x04. If Register 0x13 is programmed with Value 0x00, then VIL on Pin 29 is 0.4 V.
6
Pins 36, 64, 79.
7
Excluding all TEST pins (TEST0 to TEST8)
8
VOH and VOL levels obtained using default drive strength value (0xD5) in Register 0xF4.
9
Guaranteed by characterization.
10
Only ADC0 is powered on.
11
All four ADCs powered on.
2
Rev. A | Page 5 of 112
ADV7188
VIDEO SPECIFICATIONS
At AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V (operating temperature range, unless
otherwise noted).
Table 2.
Parameter 1, 2
NONLINEAR SPECIFICATIONS
Differential Phase
Differential Gain
Luma Nonlinearity
NOISE SPECIFICATIONS
SNR Unweighted
Analog Front End Crosstalk
LOCK TIME SPECIFICATIONS
Horizontal Lock Range
Vertical Lock Range
FSC Subcarrier Lock Range
Color Lock-In Time
Sync Depth Range 3
Color Burst Range
Vertical Lock Time
Autodetection Switch Speed
CHROMA SPECIFICATIONS
Hue Accuracy
Color Saturation Accuracy
Color AGC Range
Chroma Amplitude Error
Chroma Phase Error
Chroma Luma Intermodulation
LUMA SPECIFICATIONS
Luma Brightness Accuracy
Luma Contrast Accuracy
Symbol
Test Conditions
DP
DG
LNL
CVBS input, modulate five steps
CVBS input, modulate five steps
CVBS input, five steps
Luma ramp
Luma flat field
Min
61
63
Typ
Max
Unit
0.4
0.4
0.4
0.6
0.6
0.7
Degree
%
%
63
65
60
−5
40
dB
dB
dB
+5
70
±1.3
60
20
5
200
200
2
100
HUE
CL_AC
1
1
0.4
0.3
0.1
Degree
%
%
%
Degree
%
1
1
%
%
5
CVBS, 1 V input
CVBS, 1 V input
%
Hz
Hz
Lines
%
%
Fields
Lines
400
1
Temperature range TMIN to TMAX is −40°C to +85°C. The minimum/maximum specifications are guaranteed over this range.
Guaranteed by characterization.
3
Nominal sync depth is 300 mV at 100% sync depth range.
2
ANALOG SPECIFICATIONS
At AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V (operating temperature range, unless
otherwise noted). Recommended analog input video signal range is 0.5 V to 1.6 V, typically 1 V p-p.
Table 3.
Parameter 1, 2
CLAMP CIRCUITRY
External Clamp Capacitor
Input Impedance 3
Input Impedance of Pin 40 (FB)
Large-Clamp Source Current
Large-Clamp Sink Current
Fine-Clamp Source Current
Fine-Clamp Sink Current
Symbol
Test Condition
Min
Clamps switched off
1
Temperature range TMIN to TMAX is −40°C to +85°C. The minimum/maximum specifications are guaranteed over this range.
Guaranteed by characterization.
3
Except Pin 40 (FB).
2
Rev. A | Page 6 of 112
Typ
0.1
10
20
0.75
0.75
60
60
Max
Unit
μF
MΩ
kΩ
mA
mA
μA
μA
ADV7188
THERMAL SPECIFICATIONS
Table 4.
Parameter
Junction-to-Case Thermal Resistance
Junction-to-Ambient Thermal Resistance (Still Air)
Symbol
θJC
θJA
Test Conditions
4-layer PCB with solid ground plane
4-layer PCB with solid ground plane
Min
Typ
7.6
38.1
Max
Unit
°C/W
°C/W
TIMING SPECIFICATIONS
AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V (operating temperature range, unless
otherwise noted).
Table 5.
Parameter 1, 2
SYSTEM CLOCK AND CRYSTAL
Nominal Frequency
Frequency Stability
I2C PORT 3
SCLK Frequency
SCLK Minimum Pulse Width High
SCLK Minimum Pulse Width Low
Hold Time (Start Condition)
Setup Time (Start Condition)
SDA Setup Time
SCLK and SDA Rise Time
SCLK and SDA Fall Time
Setup Time for Stop Condition
RESET FEATURE
Reset Pulse Width
CLOCK OUTPUTS
LLC1 Mark-Space Ratio
LLC1 Rising to LLC2 Rising
LLC1 Rising to LLC2 Falling
DATA AND CONTROL OUTPUTS
Data Output Transitional Time 4
Symbol
Test Conditions
Min
Typ
Max
Unit
±50
MHz
ppm
28.63636
T
400
t1
t2
t3
t4
t5
t6
t7
t8
0.6
1.3
0.6
0.6
100
300
300
0.6
5
t9:t10
t11
t12
t13
Data Output Transitional Time4
t14
Propagation Delay to Hi-Z
Max Output Enable Access Time
Min Output Enable Access Time
t15
t16
t17
ms
45:55
55:45
1
1
Negative clock edge to start of valid data
(tACCESS = t10 − t13)
End of valid data to negative clock edge
(tHOLD = t9 + t14)
6
7
4
1
Temperature range TMIN to TMAX is −40°C to +85°C. The minimum/maximum specifications are guaranteed over this range.
Guaranteed by characterization.
3
TTL input values are 0 V to 3 V, with rise/fall times ≤3 ns, measured between the 10% and 90% points.
4
SDP timing figures obtained using default drive strength value (0xD5) in Register 0xF4.
2
Rev. A | Page 7 of 112
kHz
μs
μs
μs
μs
ns
ns
ns
μs
% duty cycle
ns
ns
3.6
ns
2.4
ns
ns
ns
ns
ADV7188
TIMING DIAGRAMS
t3
t5
t3
SDA
t4
t7
t2
t8
Figure 2. I2C Timing
t9
t10
OUTPUT LLC1
t11
t12
OUTPUT LLC2
t13
05478-003
t14
OUTPUTS P0 TO P19, VS,
HS, FIELD,
SFL
Figure 3. Pixel Port and Control Output Timing
OE
t15
t16
Figure 4. OE Timing
Rev. A | Page 8 of 112
05478-004
P0 TO P19, HS,
VS, FIELD,
SFL
t17
05478-002
t1
t6
SCLK
ADV7188
ABSOLUTE MAXIMUM RATINGS
Table 6.
Parameter
AVDD to AGND
DVDD to DGND
PVDD to AGND
DVDDIO to DGND
DVDDIO to AVDD
PVDD to DVDD
DVDDIO to PVDD
DVDDIO to DVDD
AVDD to PVDD
AVDD to DVDD
Digital Inputs Voltage to DGND
Digital Output Voltage to DGND
Analog Inputs to AGND
Maximum Junction Temperature
(TJ max)
Storage Temperature Range
Infrared Reflow Soldering (20 sec)
Rating
4V
2.2 V
2.2 V
4V
−0.3 V to +0.3 V
−0.3 V to +0.3 V
−0.3 V to +2 V
−0.3 V to +2 V
−0.3 V to +2 V
−0.3 V to +2 V
−0.3 V to DVDDIO + 0.3 V
−0.3 V to DVDDIO + 0.3 V
AGND − 0.3 V to AVDD + 0.3 V
125°C
−65°C to +150°C
260°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
PACKAGE THERMAL PERFORMANCE
To reduce power consumption the user is advised to turn off
any unused ADCs when using the part.
The junction temperature must always stay below the
maximum junction temperature (TJ max) of 125°C. Use the
following equation to calculate the junction temperature:
TJ = TA max + (θJA × Wmax)
where:
TA max = 85°C.
θJA = 30°C/W.
Wmax = ((AVDD × IAVDD) + ( DVDD × IDVDD) + (DVDDIO × IDVDDIO) +
(PVDD × IPVDD)).
ESD CAUTION
Rev. A | Page 9 of 112
ADV7188
AIN12
AIN6
SOY
RESET
TEST7
ALSB
SDA
SCLK
TEST4
TEST0
DGND
DVDD
P19
P18
P17
P16
TEST6
TEST1
OE
FIELD
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61
VS 1
60
AIN5
59
AIN11
DGND 3
58
AIN4
DVDDIO 4
57
AIN10
P15 5
56
AGND
P14 6
55
CAPC2
54
CAPC1
53
AGND
52
CML
DVDD 10
51
REFOUT
INT 11
50
AVDD
SFL 12
49
CAPY2
TEST2 13
48
CAPY1
DGND 14
47
AGND
DVDDIO 15
46
AIN3
TEST8 16
45
AIN9
P11 17
44
AIN2
P10 18
43
AIN8
P9 19
42
AIN1
P8 20
41
AIN7
PIN 1
HS 2
ADV7188
P13 7
P12 8
TOP VIEW
(Not to Scale)
DGND 9
05478-005
FB
AGND
PVDD
ELPF
PWRDN
P0
P1
P2
P3
DGND
DVDD
XTAL
XTAL1
LLC1
LLC2
TEST3
P4
P5
P6
P7
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
Figure 5. 80-Lead LQFP Pin Configuration
Table 7. Pin Function Descriptions
Pin No.
3, 9, 14, 31, 71
39, 47, 53, 56
4, 15
10, 30, 72
50
38
42, 44, 46, 58,
60, 62, 41, 43,
45, 57, 59, 61
11
Mnemonic
DGND
AGND
DVDDIO
DVDD
AVDD
PVDD
AIN1 to
AIN12
Type
G
G
P
P
P
P
I
Description
Digital Ground.
Analog Ground.
Digital I/O Supply Voltage (3.3 V).
Digital Core Supply Voltage (1.8 V).
Analog Supply Voltage (3.3 V).
PLL Supply Voltage (1.8 V).
Analog Video Input Channels.
INT
O
40
FB
I
70, 78, 13, 25,
69
77, 65
TEST0 to
TEST4
TEST6 to
TEST7
TEST8
P0 to P19
Interrupt Request Output. An interrupt occurs when certain signals are detected on the input
video. See the User Sub Map register details in Table 107.
Fast Blank. FB is a fast switch overlay input that switches between CVBS and RGB
analog signals.
Leave these pins unconnected.
O
Tie to DVDDIO.
Video Pixel Output Ports.
HS
VS
FIELD
SDA
O
O
O
I/O
Horizontal Synchronization Output Signal.
Vertical Synchronization Output Signal.
Field Synchronization Output Signal.
I2C Port Serial Data Input/Output.
16
35 to 32,
24 to 17, 8 to 5,
76 to 73
2
1
80
67
Tie to AGND.
Rev. A | Page 10 of 112
ADV7188
Pin No.
68
66
Mnemonic
SCLK
ALSB
Type
I
I
64
RESET
I
27
LLC1
O
26
LLC2
O
29
XTAL
I
28
XTAL1
O
36
PWRDN
I
79
OE
I
37
12
ELPF
SFL
I
O
63
SOY
I
51
REFOUT
O
52
CML
O
48, 49
CAPY1,
CAPY2
CAPC1,
CAPC2
I
Description
I2C Port Serial Clock Input. Maximum clock rate of 400 kHz.
This pin selects the I2C address for the ADV7188. ALSB set to Logic 0 sets the address for
a write to 0x40; set to Logic 1 sets the address to 0x42.
System Reset Input (active low). A minimum low reset pulse width of 5 ms is required to reset the
ADV7188 circuitry.
Line-Locked Clock 1. This is a line-locked output clock for the pixel data output by the ADV7188.
Nominally 27 MHz, but varies according to video line length.
Line-Locked Clock 2. This is a divide-by-2 version of the LLC1 output clock for the pixel data
output by the ADV7188. Nominally 13.5 MHz, but varies according to video line length.
Crystal Input. This is the input pin for the 28.63636 MHz crystal, or it can be overdriven by an
external 3.3 V, 28.63636 MHz clock oscillator source. In crystal mode, the crystal must be a
fundamental crystal.
This pin should be connected to the 28.63636 MHz crystal or left as a no connect if an external
3.3 V, 28.63636 MHz clock oscillator source is used to clock the ADV7188. In crystal mode, the
crystal must be a fundamental crystal.
Logic 0 on this pin places the ADV7188 in a power-down mode. Refer to the I2C Register Maps
section for more options on power-down modes for the ADV7188.
When set to Logic 0, OE enables the pixel output bus, P19 to P0 of the ADV7188. Logic 1 on the
OE pin places P19 to P0, HS, VS, and SFL into a high impedance state.
The recommended external loop filter must be connected to this ELPF pin, as shown in Figure 52.
Subcarrier Frequency Lock. This pin contains a serial output stream that can be used to lock the
subcarrier frequency when this decoder is connected to any Analog Devices, Inc., digital video
encoder.
SYNC on Y. This input pin should only be used with the standard detection and identification function
(see the Standard Detection and Identification section). This pin should be connected to the Y
signal of a component input for standard identification function.
Internal Voltage Reference Output. Refer to Figure 52 for a recommended capacitor network for
this pin.
Common-Mode Level. The CML pin is a common-mode level for the internal ADCs. Refer to
Figure 52 for a recommended capacitor network for this pin.
ADC Capacitor Network. Refer to Figure 52 for a recommended capacitor network for this pin.
I
ADC Capacitor Network. Refer to Figure 52 for a recommended capacitor network for this pin.
54, 55
Rev. A | Page 11 of 112
ADV7188
ANALOG FRONT END
RGB_IP_SEL
PRIM_MODE[3:0]
ADC_SW_MAN_EN
INTERNAL
MAPPING
FUNCTIONS
SDM_SEL[1:0]
AIN1
AIN7
AIN2
AIN8
AIN3
AIN9
AIN4
AIN10
AIN5
AIN11
AIN6
AIN12
AIN3
AIN9
AIN4
AIN10
AIN5
AIN11
AIN6
AIN12
AIN2
AIN8
AIN5
AIN11
AIN6
AIN12
AIN4
1
ADC0
1
ADC1_SW[3:0]
0
ADC1
1
ADC2_SW[3:0]
0
ADC2
1
AIN4
ADC0_SW[3:0]
0
ADC3_SW[3:0]
0
AIN7
ADC3
Figure 6. Internal Pin Connections
Rev. A | Page 12 of 112
05478-057
AIN12
AIN6
AIN11
AIN5
AIN10
AIN4
AIN9
AIN3
AIN8
AIN2
AIN7
AIN1
INSEL[3:0]
ADV7188
ANALOG INPUT MUXING
Recommended Input Muxing
The ADV7188 has an integrated analog muxing section that
allows connecting more than one source of video signal to the
decoder. Figure 6 outlines the overall structure of the input
muxing provided in the ADV7188.
A maximum of 12 CVBS inputs can be connected and decoded
by the ADV7188, meaning that the sources must be connected
to adjacent pins on the IC, as seen in Figure 5. This calls for a
careful design of the PCB layout, for example, placing ground
shielding between all signals routed through tracks that are
physically close together.
As can be seen in Figure 6, the analog input muxes can be
controlled in two ways:
•
•
By the functional register (INSEL). Using INSEL [3:0]
simplifies the setup of the muxes and minimizes crosstalk
between channels by preassigning the input channels. This is
referred to as the recommended input muxing.
By an I2C manual override (ADC_SW_MAN_EN,
ADC0_SW, ADC1_SW, ADC2_SW, and ADC3_SW). This
is provided for applications with special requirements, such
as number/combinations of signals that are not served by
the preassigned input connections. This is referred to as
manual input muxing.
Figure 7 shows an overview of the two methods of controlling
input muxing.
SDM_SEL [1:0], Y/C and CVBS Autodetect Mode Select,
Address 0x69 [1:0]
The SDM_SEL bits decide on input routing and whether
INSEL [3:0] is used to govern input routing decisions.
The S-video/composite autodetection feature is enabled using
SDM_SEL = 11.
Table 8. SDM_SEL [1:0]
SDM_SEL [1:0]
00
01
10
Mode
As per INSEL [3:0]
CVBS
Y/C
11
S-video/composite
autodetection
CONNECTING
ANALOG SIGNALS
TO ADV7188
YES
NO
SET INSEL[3:0] AND
SDM_SEL[1:0]
FOR REQUIRED MUXING
CONFIGURATION
SET INSEL[3:0] TO
CONFIGURE ADV7188
TO DECODE VIDEO FORMAT:
CVBS: 0000
Y/C: 0110
YPrPb: 1001
SCART (CVBS/RGB): 1111
SET SDM_SEL[1:0] FOR
S-VIDEO/COMPOSITE
AUTODETECT
USE MANUAL INPUT MUXING
(ADC_SW_MAN_EN, ADC0_SW,
ADC1_SW, ADC2_SW,
ADC3_SW)
05478-007
RECOMMENDED
INPUT MUXING;
SEE TABLE 8 AND TABLE 9?
Figure 7. Input Muxing Overview
Rev. A | Page 13 of 112
Analog Video Inputs
As per INSEL [3:0]
AIN11
Y = AIN10
C = AIN12
CVBS = AIN11
Y = AIN11
C = AIN12
ADV7188
Table 9. Input Channel Switching Using INSEL [3:0]
INSEL [3:0], Input Selection, Address 0x00 [3:0]
The INSEL bits allow the user to select the input channel and
format. Depending on the PCB connections, only a subset of
the INSEL modes is valid. INSEL [3:0] not only switches the
analog input muxing, but also configures the ADV7188 to process
composite (CVBS), S-video (Y/C), or component (YPbPr)
format signals.
INSEL
[3:0]
0000
(default)
0001
The recommended input muxing is designed to minimize
crosstalk between signal channels and to obtain the highest
level of signal integrity. Table 10 summarizes how the PCB
layout should connect analog video signals to the ADV7188.
0010
It is strongly recommended that users connect any unused
analog input pins to AGND to act as a shield.
0011
Connect the AIN7 to AIN11 inputs to AGND when only six
input channels are used. This improves the quality of the
sampling due to better isolation between the channels.
0100
AIN12 is not controlled by INSEL [3:0]. It can be routed to
ADC0/ADC1/ADC2 only by manual muxing. See Table 11
for details.
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
1
Analog Input Pins
CVBS1 = AIN1
B = AIN4 or AIN7 1
R = AIN5 or AIN81
G = AIN6 or AIN91
CVBS2 = AIN2
B = AIN4 or AIN71
R = AIN5 or AIN81
G = AIN6 or AIN91
CVBS3 = AIN3
B = AIN4 or AIN71
R = AIN5 or AIN81
G = AIN6 or AIN91
CVBS4 = AIN4
B = AIN7
R = AIN8
G = AIN9
CVBS1 = AIN5
B = AIN4
R = AIN5
G = AIN6
CVBS1 = AIN1
B = AIN4
R = AIN5
G = AIN6
Y1 = AIN1
C1 = AIN4
Y2 = AIN2
C2 = AIN5
Y3 = AIN3
C3 = AIN6
Y1 = AIN1
PB1 = AIN4
PR1 = AIN5
Y2 = AIN2
PB2 = AIN3
PR2 = AIN6
CVBS7 = AIN7
B = AIN4
R = AIN5
G = AIN6
CVBS8 = AIN8
B = AIN4
R = AIN5
G = AIN6
CVBS9 = AIN9
B = AIN4
R = AIN5
G = AIN6
CVBS10 = AIN10
B = AIN4 or AIN71
R = AIN5 or AIN81
G = AIN6 or AIN91
CVBS11 = AIN11
B = AIN4 or AIN71
R = AIN5 or AIN81
G = AIN6 or AIN91
Selectable via RGB_IP_SEL.
Rev. A | Page 14 of 112
Description
Video Format
SCART (CVBS and R, G, B)
SCART (CVBS and R, G, B)
SCART (CVBS and R, G, B)
SCART (CVBS and R, G, B)
SCART (CVBS and R, G, B)
SCART (CVBS and R, G, B)
Y/C
Y/C
Y/C
YPrPb
YPrPb
SCART (CVBS and R, G, B)
SCART (CVBS and R, G, B)
SCART (CVBS and R, G, B)
SCART (CVBS and R, G, B)
SCART (CVBS and R, G, B)
ADV7188
Table 10. Input Channel Assignments
Input Channel
AIN7
AIN1
AIN8
AIN2
AIN9
AIN3
AIN10
AIN4
AIN11
AIN5
AIN12
AIN6
Pin
41
42
43
44
45
46
57
58
59
60
61
62
Recommended Input Muxing Control—INSEL [3:0]
SCART1-B
YC1-Y
YPrPb1-Y
SCART2-CVBS
SCART1-R
YC2-Y
YPrPb2-Y
SCART1-G
YC3-Y
YPrPb2-Pb
CVBS7
CVBS1
CVBS8
CVBS2
CVBS9
CVBS3
CVBS10
CVBS4
CVBS11
CVBS5
Not available
CVBS6
YC1-C
YPrPb1-Pb
YC2-C
YPrPb1-Pr
SCART2-B
SCART1-CVBS
SCART2-R
YC3-C
YPrPb2-Pr
SCART2-G
Table 11. Manual Mux Settings for All ADCs (Set ADC_SW_MAN_EN to 1)
ADC0_SW [3:0]
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
ADC0
Connected To
No connection
AIN1
AIN2
AIN3
AIN4
AIN5
AIN6
No connection
No connection
AIN7
AIN8
AIN9
AIN10
AIN11
AIN12
No connection
ADC1_SW [3:0]
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
ADC1
Connected To
No connection
No connection
No connection
AIN3
AIN4
AIN5
AIN6
No connection
No connection
No connection
No connection
AIN9
AIN10
AIN11
AIN12
No connection
RGB_IP_SEL, Address 0xF1 [0]
For SCART input, R, G, and B signals can be input either on
AIN4, AIN5, and AIN6 or on AIN7, AIN8, and AIN9.
0 (default)—B is input on AIN4, R is input on AIN5, and G is
input on AIN6.
1—B is input on AIN7, R is input on AIN8, and G is input
on AIN9.
MANUAL INPUT MUXING
By accessing a set of manual override muxing registers, the
analog input muxes of the ADV7188 can be controlled directly.
This is referred to as manual input muxing. Manual input
muxing overrides other input muxing control bits, including
INSEL and SDM_SEL.
ADC2
ADC2_SW [3:0] Connected To
0000
No connection
0001
No connection
0010
AIN2
0011
No connection
0100
No connection
0101
AIN5
0110
AIN6
0111
No connection
1000
No connection
1001
No connection
1010
AIN8
1011
No connection
1100
No connection
1101
AIN11
1110
AIN12
1111
No connection
ADC3_SW [3:0]
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
ADC3
Connected To
No connection
No connection
No connection
No connection
AIN4
No connection
No connection
No connection
No connection
AIN7
No connection
No connection
No connection
No connection
No connection
No connection
Therefore, if the settings of INSEL and the manual input
muxing bits (ADC0_SW/ADC1_SW/ADC2_SW/ADC3_SW)
contradict each other, the ADC0_SW/ADC1_SW/ADC2_SW/
ADC3_SW settings apply and INSEL and SDM_SEL are ignored.
Manual input muxing controls only the analog input muxes. For
the follow-on blocks to process video data in the correct format,
however, INSEL must still be used to indicate whether the input
signal is of YPbPr, Y/C, or CVBS format.
Restrictions in the channel routing are imposed by the analog
signal routing inside the IC; each input pin cannot be routed
to each ADC. Refer to Figure 6 for an overview on the routing capabilities inside the chip. The four mux sections can be controlled by
the reserved control signal buses, ADC0_SW [3:0], ADC1_SW [3:0],
ADC2_SW [3:0], and ADC3_SW [3:0]. Table 11 explains the
control words used.
Manual muxing is activated by setting the ADC_SW_MAN_EN
bit. It only affects the analog switches in front of the ADCs.
Rev. A | Page 15 of 112
ADV7188
ADC_SW_MAN_EN, Manual Input Muxing Enable,
Address 0xC4 [7]
ADC0_SW [3:0], ADC0 Mux Configuration,
Address 0xC3 [3:0]
ADC1_SW [3:0], ADC1 Mux Configuration,
Address 0xC3 [7:4]
ADC2_SW [3:0], ADC2 Mux Configuration,
Address 0xC4 [3:0]
ADC3_SW [3:0], ADC3 Mux Configuration,
Address 0xF3 [7:4]
AA_FILT_EN [1], Address 0xF3 [1]
0 (default)—The filter on Channel 1 is disabled.
1—The filter on Channel 1 is enabled.
AA_FILT_EN [2], Address 0xF3 [2]
0 (default)—The filter on Channel 2 is disabled.
1—The filter on Channel 2 is enabled.
AA_FILT_EN [3], Address 0xF3 [3]
0 (default)—The filter on Channel 3 is disabled.
See Table 11.
1—The filter on Channel 3 is enabled.
XTAL CLOCK INPUT PIN FUNCTIONALITY
XTAL_TTL_SEL, Address 0x13 [2]
ATTENUATION (dB)
The crystal pad is normally part of the crystal oscillator circuit,
powered from a 1.8 V supply. For optimal clock generation, the
slice level of the input buffer of this circuit is at approximately
half the supply voltage, making it incompatible with TLL level
signals.
0 (default)—A crystal is used to generate the ADV7188 clock.
05478-008
1—An external TTL level clock is supplied. A different input
buffer can be selected that slices at TTL-compatible levels. This
inhibits operation of the crystal oscillator and therefore can
only be used when a clock signal is applied.
28.63636 MHz CRYSTAL OPERATION
FREQUENCY (Hz)
Figure 8. Frequency Response of Internal ADV7188 Antialiasing Filters
EN28XTAL, Address 0x1D [6]
The ADV7188 can operate on two different base crystal
frequencies. Selecting one over the other may be desirable in
systems in which board crosstalk between different components
leads to undesirable interference between video signals. It is
recommended to use a crystal of frequency 28.63636 MHz to clock
the ADV7188.
0 (default)—The crystal frequency is 27 MHz.
1—The crystal frequency is 28.63636 MHz.
ANTIALIASING FILTERS
The ADV7188 has optional antialiasing filters on each of the
four input channels. The filters are designed for SD video with
approximately 6 MHz bandwidth.
SCART AND FAST BLANKING
The ADV7188 can support simultaneous processing of CVBS
and RGB standard definition signals to enable SCART
compatibility and overlay functionality.
This function is available when INSEL [3:0] is set appropriately
(see Table 9). Timing extraction is always performed by the
ADV7188 on the CVBS signal. However, a combination of the
CVBS and RGB inputs can be mixed and output under the
control of the I2C registers and the FB pin.
Four basic modes are supported:
•
Static Switch Mode. The FB pin is not used. The timing is
extracted from the CVBS signal, and either the CVBS
content or RGB content can be output under the control of
CVBS_RGB_SEL. This mode allows the selection of a fullscreen picture from either source. Overlay is not possible
in static switch mode.
•
Fixed Alpha Blending. The FB pin is not used. The timing
is extracted from the CVBS signal, and an alpha blended
combination of the video from the CVBS and RGB sources
is output. This alpha blending is applied to the full screen.
The alpha blend factor is selected with the I2C signal
A plot of the filter response is shown in Figure 8. The filters
can be individually enabled via I2C under the control of
AA_FILT_EN [3:0].
AA_FILT_EN [0], Address 0xF3 [0]
0 (default)—The filter on Channel 0 is disabled.
RESPONSE OF AA FILTER WITH CALIBRATED CAPACITORS
0
–2
–4
–6
–8
–10
–12
–14
–16
–18
–20
–22
–24
–26
–28
–30
–32
–34
–36
–38
–40
–42
–44
–46
–48
–50
–52
1M
10M
100M
1G
1—The filter on Channel 0 is enabled.
Rev. A | Page 16 of 112
ADV7188
•
•
MAN_ALPHA_VAL [6:0]. Overlay is not possible in fixed
alpha blending mode.
The switched or blended data is output from the ADV7188 in
the standard output formats (see Table 102).
Dynamic Switching (Fast Mux). The FB pin can be used to
select the source. This enables dynamic multiplexing between
the CVBS and RGB sources. With default settings, when
Logic 1 is applied to the FB pin, the RGB source is selected;
when Logic 0 is applied to the FB pin, the CVBS source is
selected. This mode is suitable for the overlay of subtitles,
teletext, or other material. Typically, the CVBS source
carries the main picture, and the RGB source has the
overlay data.
FAST BLANK CONTROL
Dynamic Switching with Edge Enhancement. This provides
the same functionality as the dynamic switching mode,
but with the benefit of Analog Devices’ proprietary edgeenhancement algorithms, which improve the visual appearance
of transitions for signals from a wide variety of sources.
System Diagram
FB_MODE [1:0], Address 0xED [1:0]
FB_MODE controls which fast blank mode is selected.
Table 12. FB_MODE [1:0] Function
FB_MODE [1:0]
00 (default)
01
10
11
Description
Static switch mode
Fixed alpha blending
Dynamic switching (fast mux)
Dynamic switching with edge enhancement
Static Mux Selection Control
CVBS_RGB_SEL, Address 0xED [2]
CVBS_RGB_SEL controls whether the video from the CVBS or
RGB source is selected for output from the ADV7188.
A block diagram of the ADV7188 fast blanking configuration is
shown in Figure 9.
0 (default)—Data from the CVBS source is selected for output.
The CVBS signal is processed by the ADV7188 and converted
to YPrPb. The RGB signals are processed by a color space
converter (CSC), and samples are converted to YPrPb. Both sets
of YPrPb signals are input to the subpixel blender, which can be
configured to operate in any of the four modes previously
outlined in this section.
Alpha Blend Coefficient
MAN_ALPHA_VAL [6:0], Address 0xEE [6:0]
The fast blank position resolver determines the time position of the
FB pin accurately (<1 ns). This position information is then used
by the subpixel blender in dynamic switching modes, enabling
the ADV7188 to implement high performance multiplexing
between the CVBS and RGB sources even when the RGB data
source is completely asynchronous to the sampling crystal reference.
An antialiasing filter is required on all four data channels (R, G,
B, and CVBS). The order of this filter is reduced because all signals
are sampled at 54 MHz.
1—Data from the RGB source is selected for output.
When fixed alpha blending is selected (FB_MODE [1:0] = 01),
MAN_ALPHA_VAL [6:0] determines the proportion in which
the video from the CVBS and RGB sources are blended. Equation
1 shows how these bits affect the video output.
⎛ MAN _ ALPHA_ VAL [6:0] ⎞
⎟⎟
Video out = Video CVBS × ⎜⎜1 −
64
⎝
⎠
MAN _ ALPHA_ VAL [6:0]
+ Video RGB ×
64
(1)
The maximum valid value for MAN_ALPHA_VAL [6:0] is
1000000, such that the alpha blender coefficients remain
between 0 and 1. The default value for MAN_ALPHA_VAL [6:0]
is 0000000.
Rev. A | Page 17 of 112
ADV7188
FAST BLANK
(FB PIN)
SIGNAL
CONDITIONING
CLAMPING AND
DECIMATION
ADC0
R
G
B
I2C
CONTROL
TIMING
EXTRACTION
VIDEO
PROCESSING
YPrPb
SUBPIXEL
BLENDER
OUTPUT
FORMATTER
ADC1
ADC2
SIGNAL
CONDITIONING
CLAMPING AND
DECIMATION
RGB
≥
YPrPb
CONVERSION
ADC3
05478-009
CVBS
FAST BLANK
POSITION
RESOLVER
Figure 9. Fast Blanking Configuration
RGB SOURCE
Fast Blank Edge Shaping
FB_EDGE_SHAPE [2:0], Address 0xEF [2:0]
100%
CVBS SOURCE
50% CONTRAST
SANDCASTLE
CVBS SOURCE
100%
Table 13. FB_EDGE_SHAPE [2:0] Function
FB_EDGE_SHAPE [2:0]
000
001
010 (default)
011
100
101 to 111
05478-010
To improve the picture transition for high speed fast blank
switching, an edge-shaping mode is available on the ADV7188.
Depending on the format of the RGB inputs, it may be advantageous to apply different levels of edge shaping. The levels are
selected via the FB_EDGE_SHAPE [2:0] bits. Users are advised
to try each of the settings and select the setting that is most
visually pleasing on their system.
Figure 10. Fast Blank Signal Representation with
Contrast Reduction Enabled
Description
No edge shaping
Level 1 edge shaping
Level 2 edge shaping
Level 3 edge shaping
Level 4 edge shaping
Not valid
Contrast Reduction Enable
CNTR_ENABLE, Address 0xEF [3]
This bit enables the contrast reduction feature and changes the
meaning of the signal applied to the FB pin.
0 (default)—The contrast reduction feature is disabled, and the
fast blank signal is interpreted as a bilevel signal.
Contrast Reduction
For overlay applications, text can be more readable if the
contrast of the video directly behind the text is reduced. To
enable the definition of a window of reduced contrast behind
inserted text, the signal applied to the FB pin can be interpreted
as a trilevel signal, as shown in Figure 10.
1—The contrast reduction feature is enabled, and the fast blank
signal is interpreted as a trilevel signal.
Contrast Mode
CNTR_MODE [1:0], Address 0xF1 [3:2]
The contrast level in the selected contrast reduction box is
selected using the CNTR_MODE [1:0] bits.
Table 14. CNTR_MODE [1:0] Function
CNTR_MODE [1:0]
00 (default)
01
10
11
Rev. A | Page 18 of 112
Description
25%
50%
75%
100%
ADV7188
Fast Blank and Contrast Reduction
Programmable Thresholds
FB PIN
The internal fast blank and contrast reduction signals are
resolved from the trilevel FB signal using two comparators, as
shown in Figure 11. To facilitate compliance with different
input level standards, the reference level to these comparators is
programmable via FB_LEVEL [1:0] and CNTR_LEVEL [1:0].
The resulting thresholds are given in Table 15.
FAST BLANK
COMPARATOR
FAST BLANK
–
PROGRAMMABLE
THRESHOLDS
C
05478-011
FB_LEVEL[1:0]
CNTR_LEVEL [1:0], Address 0xF1 [7:6]
CNTR_LEVEL[1:0]
These bits control the reference level for the fast blank comparator.
CONTRAST
REDUCTION
COMPARATOR
+
CNTR_ENABLE
–
FB_LEVEL [1:0], Address 0xF1 [5:4]
These bits control the reference level for the contrast reduction
comparator.
+
Figure 11. Fast Blank and Contrast Reduction Programmable Threshold
Table 15. Fast Blank and Contrast Reduction Programmable Threshold I2C Controls
CNTR_ENABLE
0
0
0
0
1
1
1
1
FB_LEVEL [1:0]
00 (default)
01
10
11
00 (default)
01
10
11
CNTR_LEVEL [1:0]
XX
XX
XX
XX
00
01
10
11
Fast Blanking Threshold (V)
1.4
1.6
1.8
2.0
1.6
1.8
2.0
2.2
Rev. A | Page 19 of 112
Contrast Reduction Threshold (V)
n/a
n/a
n/a
n/a
0.4
0.6
0.8
2.0
ADV7188
FB_INV, Address 0xED [3], Write Only
The interpretation of the polarity of the signal applied to the FB
pin can be changed using FB_INV.
0 (default)—The fast blank pin is active high.
1—The fast blank pin is active low.
Readback of FB Pin Status
FB_STATUS [3:0], Address 0xED [7:4]
FB_STATUS [3:0] is a readback value that provides the system
information on the status of the FB pins, as shown in Table 16.
FB Timing
FB_SP_ADJUST [3:0], Address 0xEF [7:4]
The critical information extracted from the FB signal is the time
at which it switches relative to the input video. Due to small
timing inequalities either on the IC or on the PCB, it may be
necessary to adjust the result by a fraction of one clock cycle.
This is controlled by FB_SP_ADJUST [3:0].
Each LSB of FB_SP_ADJUST [3:0] corresponds to ⅛th of an ADC
clock cycle. Increasing the value is equivalent to adding delay to
the FB signal. The reset value is chosen to produce equalized
channels when the ADV7188 internal antialiasing filters are
enabled and there are only intentional delays on the PCB.
The default value of FB_SP_ADJUST [3:0] is 0100.
Alignment of FB Signal
FB_DELAY [3:0], Address 0xF0 [3:0]
In the event of misalignment between the FB input signal and
the other input signals (CVBS and RGB) or unequalized delays
in their processing, it is possible to alter the delay of the FB
signal in 28.63636 MHz clock cycles. (For a finer granularity
delay of the FB signal, refer to the FB_SP_ADJUST [3:0],
Address 0xEF [7:4] section.)
The default value of FB_DELAY [3:0] is 0100.
Color Space Converter Manual Adjust
FB_CSC_MAN, Address 0xEE [7]
As shown in Figure 9, the data from the CVBS and RGB sources
are converted to YPbPr before being combined. For the RGB
source, CSC must be used to perform this conversion. When
SCART support is enabled, the parameters for CSC are
automatically configured for this operation.
If the user wishes to use a different conversion matrix, this
autoconfiguration can be disabled and the CSC can be manually
programmed. For details on this manual configuration, contact an
Analog Devices representative.
0 (default)—The CSC is configured automatically for the RGBto-YPrPb conversion.
1—The CSC can be configured manually (not recommended).
Table 16. FB_STATUS Functions
FB_STATUS [3:0]
0
Bit Name
FB_STATUS.0
1
FB_STATUS.1
2
3
FB_STATUS.2
FB_STATUS.3
Description
FB_RISE. A high value indicates that there has been a rising edge on FB since the last
I2C read. The value is cleared by an I2C read (this is a self-clearing bit).
FB_FALL. A high value indicates that there has been a falling edge on FB since the last
I2C read. The value is cleared by an I2C read (this is a self-clearing bit).
FB_STAT. The value of the FB input pin at the time of the read.
FB_HIGH. A high value indicates that there has been a rising edge on FB since the last
I2C read. The value is cleared by an I2C read (this is a self-clearing bit).
Rev. A | Page 20 of 112
ADV7188
GLOBAL CONTROL REGISTERS
Register control bits listed in this section affect the whole chip.
PWRDN_ADC_2, Address 0x3A [1]
POWER-SAVING MODES
0 (default)—The ADC is in normal operation.
Power-Down
PDBP, Address 0x0F [2]
1—ADC2 is powered down.
PWRDN_ADC_3, Address 0x3A [0]
The digital core of the ADV7188 can be shut down by using the
PWRDN pin or the PWRDN bit. The PDBP bit determines which
of the two controls has the higher priority. The default is to give
the pin (PWRDN) priority. This allows the user to have the
ADV7188 powered down by default.
1—The bit has priority (the pin is disregarded).
Setting the PWRDN bit switches the ADV7188 into a chip-wide
power-down mode. The power-down stops the clock from
entering the digital section of the chip, thereby freezing its
operation. No I2C bits are lost during power-down. The
PWRDN bit also affects the analog blocks and switches them
into low current modes. The I2C interface itself is unaffected
and remains operational in power-down mode.
The ADV7188 leaves the power-down state if the PWRDN bit is
set to 0 (via I2C) or if the overall part is reset using the RESET
pin. Note that PDBP must be set to 1 for the PWRDN bit to
power down the ADV7188.
1—The ADV7188 is in chip-wide power-down mode.
ADC Power-Down Control
The ADV7188 contains four 12-bit ADCs (ADC0, ADC1,
ADC2, and ADC3). If required, it is possible to power down
each ADC individually.
In S-video mode, ADC2 should be powered down to
reduce power consumption.
PWRDN_ADC_0, Address 0x3A [3]
0 (default)—The ADC is in normal operation.
1—ADC0 is powered down.
PWRDN_ADC_1, Address 0x3A [2]
0 (default)—The ADC is in normal operation.
1—ADC1 is powered down.
1—The FB input is in the power-saving mode.
RESET CONTROL
RES, Chip Reset, Address 0x0F [7]
Setting this bit, which is equivalent to controlling the RESET pin
on the ADV7188, issues a chip reset. All I2C registers are reset to
their default values, making these bits self-clearing. Some register
bits do not have a reset value specified and instead keep the last
value written to them. These bits are marked as having a reset
value of x in the register tables. After the reset sequence, the
part immediately starts to acquire the incoming video signal.
Executing a software reset takes approximately 2 ms. However, it is
recommended to wait 5 ms before performing subsequent I2C writes.
0 (default)—The chip is operational.
•
FB_PWRDN, Address 0x0F [1]
0 (default)—The FB input is in normal operation.
PWRDN, Address 0x0F [5]
In CVBS mode, ADC1 and ADC2 should be powered
down to reduce power consumption.
1—ADC3 is powered down.
To achieve a very low power-down current, it is necessary to
prevent activity on toggling input pins from reaching circuitry,
where it could consume current. FB_PWRDN gates signals
from the FB input pin.
0 (default)—The digital core power is controlled by the
PWRDN pin (the bit is disregarded).
•
0 (default)—The ADC is in normal operation.
The I2C master controller receives a no acknowledge condition
on the ninth clock cycle when a chip reset is implemented. See
the MPU Port Description section for a full description.
0 (default)—Operation is normal.
1—The reset sequence starts.
GLOBAL PIN CONTROL
Three-State Output Drivers
TOD, Address 0x03 [6]
This bit allows the user to three-state the output drivers of the
ADV7188. Upon setting the TOD bit, the P19 to P0, HS, VS,
FIELD, and SFL pins are three-stated. The ADV7188 also
supports three-stating via a dedicated pin, OE. The output
drivers are three-stated if the TOD bit or the OE pin is set high.
The timing pins (HS, VS, and FIELD) can be forced active via
the TIM_OE bit of Register 0x04. For more information on
three-state control, refer to the Three-State LLC Drivers and the
Timing Signals Output Enable sections. Individual drive
Rev. A | Page 21 of 112
ADV7188
strength controls are provided by the DR_STR_S, DR_STR_C,
and DR_STR bits of Register 0xF4.
Drive Strength Selection (Clock)
DR_STR_C [1:0], Address 0xF4 [3:2]
0 (default)—The output drivers are enabled.
The DR_STR_C [1:0] bits can be used to select the strength of
the clock signal output driver (LLC pin). For more information,
refer to the Drive Strength Selection (Sync) and the Drive
Strength Selection (Data) sections.
1—The output drivers are three-stated.
Three-State LLC Drivers
TRI_LLC, Address 0x1D [7]
Table 18. DR_STR_C Function
This bit allows the output drivers for the LLC1 and LLC2 pins
of the ADV7188 to be three-stated. For more information on
three-state control, refer to the Three-State Output Drivers and
the Timing Signals Output Enable sections. Individual drive
strength controls are provided via the DR_STR_S, DR_STR_C,
and DR_STR bits.
0 (default)—The LLC pin drivers work according to the
DR_STR_C [1:0] setting (pin enabled).
DR_STR_C [1:0]
01 (default)
10
11
Description
Medium-low drive strength (2×)
Medium-high drive strength (3×)
High drive strength (4×)
Drive Strength Selection (Sync)
DR_STR_S [1:0], Address 0xF4 [1:0]
The DR_STR_S [1:0] bits allow the user to select the strength of
the synchronization signals with which HS, VS, and FIELD are
driven. For more information, refer to the Drive Strength
Selection (Clock) and the Drive Strength Selection (Data)
sections.
1—The LLC pin drivers are three-stated.
Timing Signals Output Enable
TIM_OE, Address 0x04 [3]
The TIM_OE bit should be regarded as an addition to the TOD bit.
Setting it high forces the output drivers for HS, VS, and FIELD
into the active (that is, driving) state even if the TOD bit is set.
If the TIM_OE bit is set to low, the HS, VS, and FIELD pins are
three-stated depending on the TOD bit. This functionality is
useful if the decoder is to be used only as a timing generator.
This may be the case if only the timing signals are to be extracted
from an incoming signal or if the part is in free-run mode, where,
for example, a separate chip can output a company logo. For more
information on three-state control, refer to the Three-State Output
Drivers and the Three-State LLC Drivers sections. Individual
drive strength controls are provided via the DR_STR_S,
DR_STR_C, and DR_STR bits.
0 (default)—HS, VS, and FIELD are three-stated according to
the TOD bit.
Table 19. DR_STR_S Function
DR_STR_S [1:0]
01 (default)
10
11
Description
Medium-low drive strength (2×)
Medium-high drive strength (3×)
High drive strength (4×)
Enable Subcarrier Frequency Lock Pin
EN_SFL_PIN, Address 0x04 [1]
The EN_SFL_PIN bit enables the output of subcarrier lock
information (also known as genlock) from the ADV7188 core
to an encoder in a decoder/encoder back-to-back arrangement.
0 (default)—The subcarrier frequency lock output is disabled.
1—The subcarrier frequency lock information is presented on
the SFL pin.
1—HS, VS, and FIELD are forced active.
Polarity LLC Pin
PCLK, Address 0x37 [0]
Drive Strength Selection (Data)
DR_STR [1:0], Address 0xF4 [5:4]
Because of EMC and crosstalk factors, it may be desirable to
strengthen or weaken the drive strength of the output drivers.
The DR_STR [1:0] bits affect the P [19:0] output drivers.
For more information on three-state control, refer to the Drive
Strength Selection (Clock) and the Drive Strength Selection
(Sync) sections.
Table 17. DR_STR Function
DR_STR [1:0]
01 (default)
10
11
Description
Medium-low drive strength (2×)
Medium-high drive strength (3×)
High drive strength (4×)
The polarity of the clock that leaves the ADV7188 via the LLC1
and LLC2 pins can be inverted using the PCLK bit. Changing
the polarity of the LLC clock output may be necessary to meet
the setup time and hold time expectations of follow-on chips.
This bit also inverts the polarity of the LLC2 clock.
0—The LLC output polarity is inverted.
1 (default)—The LLC output polarity is normal, as per the
timing diagrams (see Figure 2 to Figure 4).
Rev. A | Page 22 of 112
ADV7188
GLOBAL STATUS REGISTERS
Three registers provide summary information about the video
decoder: Status Register 1, Status Register 2, and Status Register 3.
These registers contain status bits that report operational information
to the user.
Status Register 1 [7:0], Address 0x10 [7:0]
This read-only register provides information about the internal
status of the ADV7188. See the CIL [2:0], Count-Into-Lock,
Address 0x51 [2:0] and the COL [2:0], Count-Out-of-Lock,
Address 0x51 [5:3] sections for information on the timing.
Depending on the setting of the FSCLE bit, the IN_LOCK [0] and
LOST_LOCK [1] bits of Status Register 1 are based solely on the
horizontal timing information or on the horizontal timing and
lock status of the color subcarrier. See the FSCLE, FSC Lock
Enable, Address 0x51 [7] section.
AD_RESULT [2:0], Autodetection Result, Address 0x10 [6:4]
General Setup section. For information on configuring this
block, see the Autodetection of SD Modes section.
Table 20. AD_RESULT Function
AD_RESULT [2:0]
000
001
010
011
100
101
110
111
Description
NTSC M/J
NTSC 443
PAL M
PAL 60
PAL B/G/H/I/D
SECAM
PAL Combination N
SECAM 525
Status Register 2 [7:0], Address 0x12 [7:0]
See Table 22.
Status Register 3 [7:0], Address 0x13 [7:0]
See Table 23.
These bits report the findings from the autodetection block. For
more information on enabling the autodetection block, see the
Table 21. Status Register 1 Function
Status Register 1 [7:0]
0
1
2
3
4
5
6
7
Bit Name
IN_LOCK
LOST_LOCK
FSC_LOCK
FOLLOW_PW
AD_RESULT.0
AD_RESULT.1
AD_RESULT.2
COL_KILL
Description
In lock (now)
Lost lock (since last read of this register)
FSC locked (now)
AGC follows peak white algorithm.
Result of autodetection.
Result of autodetection.
Result of autodetection.
Color kill is active
Table 22. Status Register 2 Function
Status Register 2 [7:0]
0
1
2
3
4
5
6
7
Bit Name
MVCS DET
MVCS T3
MV_PS DET
MV_AGC DET
LL_NSTD
FSC_NSTD
Reserved
Reserved
Description
Detected Macrovision color striping.
Macrovision color striping protection. Conforms to Type 3 if high, Type 2 if low.
Detected Macrovision pseudosync pulses.
Detected Macrovision AGC pulses.
Line length is nonstandard.
FSC frequency is nonstandard
Table 23. Status Register 3 Function
Status Register 3 [7:0]
0
1
2
3
4
Bit Name
INST_HLOCK
GEMD
SD_OP_50HZ
CVBS
FREE_RUN_ACT
5
6
7
STD_FLD_LEN
INTERLACED
PAL_SW_LOCK
Description
Horizontal lock indicator (instantaneous).
Gemstar detect.
Flags whether 50 Hz or 60 Hz is present at output.
Indicates if a CVBS signal is detected in composite/S-video autodetection configuration
Indicates if the ADV7188 is in free-run mode. Outputs a blue screen by default. See the
DEF_VAL_AUTO_EN, Default Value Automatic Enable, Address 0x0C [1] section for details
about disabling this function.
Field length is correct for currently selected video standard.
Interlaced video detected (field sequence found).
Reliable sequence of swinging bursts detected.
Rev. A | Page 23 of 112
ADV7188
STANDARD DEFINITION PROCESSOR (SDP)
STANDARD DEFINITION PROCESSOR
MACROVISION
DETECTION
DIGITIZED CVBS
DIGITIZED Y (Y/C)
DIGITIZED CVBS
DIGITIZED C (Y/C)
VBI DATA
RECOVERY
LUMA
DIGITAL
FINE
CLAMP
CHROMA
DIGITAL
FINE
CLAMP
CHROMA
DEMOD
STANDARD
AUTODETECTION
SLLC
CONTROL
LUMA
FILTER
LUMA
GAIN
CONTROL
LUMA
RESAMPLE
SYNC
EXTRACT
LINE
LENGTH
PREDICTOR
RESAMPLE
CONTROL
CHROMA
FILTER
CHROMA
GAIN
CONTROL
CHROMA
RESAMPLE
LUMA
2D COMB
AV
CODE
INSERTION
CHROMA
2D COMB
VIDEO DATA
OUTPUT
MEASUREMENT
BLOCK (= >I2C)
VIDEO DATA
PROCESSING
BLOCK
05478-012
FSC
RECOVERY
Figure 12. Block Diagram of the Standard Definition Processor
A block diagram of the ADV7188 standard definition processor
(SDP) is shown in Figure 12.
SD CHROMA PATH
The SDP can handle standard definition video in CVBS, Y/C,
and YPrPb formats. It can be divided into a luminance path and
a chrominance path. If the input video is of a composite type
(CVBS), both processing paths are fed with the CVBS input.
•
Chroma Digital Fine Clamp. This block uses a high
precision algorithm to clamp the video signal.
•
Chroma Demodulation. This block uses a color subcarrier
(FSC) recovery unit to regenerate the color subcarrier for
any modulated chroma scheme and then performs an AM
demodulation for PAL and NTSC and an FM demodulation
for SECAM.
The input signal is processed by the following blocks:
SD LUMA PATH
The input signal is processed by the following blocks:
•
Luma Digital Fine Clamp. This block uses a high precision
algorithm to clamp the video signal.
•
•
Luma Filter. This block contains a luma decimation filter
(YAA) with a fixed response and some luma-shaping filters
(YSH) that have selectable responses.
Chroma Filter. This block contains a chroma decimation
filter (CAA) with a fixed response and some chromashaping filters (CSH) that have selectable responses.
•
Chroma Gain Control. Automatic gain control (AGC) can
operate on several modes, including a mode based on the
color subcarrier’s amplitude, a mode based on the depth of
the horizontal sync pulse on the luma channel, and a mode
that uses a fixed manual gain.
•
Chroma Resample. The chroma data is digitally resampled
to keep it aligned with the luma data. The resampling is done
to correct for static and dynamic errors in the line lengths
of the incoming video signal.
•
Luma Gain Control. The automatic gain control (AGC) can
operate on a variety of modes, including a mode based on
the depth of the horizontal sync pulse, a mode based on the
peak white mode, and a mode that uses a fixed manual gain.
•
Luma Resample. To correct for errors and dynamic changes
in line lengths, the data is digitally resampled.
•
Luma 2D Comb. The two-dimensional comb filter provides
Y/C separation.
•
AV Code Insertion. At this point, the decoded luma (Y)
signal is merged with the retrieved chroma values. AV codes
(as per ITU-R. BT-656) can be inserted.
Chroma 2D Comb. The two-dimensional, 5-line, superadaptive comb filter provides high quality Y/C separation
in case the input signal is CVBS.
•
AV Code Insertion. At this point, the demodulated chroma
(Cr and Cb) signal is merged with the retrieved luma
values. AV codes (as per ITU-R. BT-656) can be inserted.
•
Rev. A | Page 24 of 112
ADV7188
SYNC PROCESSING
GENERAL SETUP
The ADV7188 extracts syncs embedded in the video data
stream. There is currently no support for external HS/VS
inputs. The sync extraction is optimized to support imperfect
video sources, such as videocassette recorders with head
switches. The actual algorithm used employs a coarse detection
based on a threshold crossing, followed by a more detailed
detection using an adaptive interpolation algorithm. The raw
sync information is sent to a line-length measurement and
prediction block. The output of this block is then used to drive
the digital resampling section to ensure that the ADV7188
outputs 720 active pixels per line.
Video Standard Selection
The sync processing on the ADV7188 also includes the following
specialized postprocessing blocks that filter and condition the raw
sync information retrieved from the digitized analog video.
•
•
Vsync Processor. This block provides extra filtering of the
detected vsyncs to improve the vertical lock.
Hsync Processor. The hsync processor is designed to filter
incoming hsyncs that have been corrupted by noise,
providing much improved performance for video signals
with a stable time base but poor SNR.
The VID_SEL [3:0] bits allow the user to force the digital core
into a specific video standard. Under normal circumstances, this
should not be necessary. The VID_SEL [3:0] bits default to an
autodetection mode that supports PAL, NTSC, SECAM, and
variants thereof. The following section describes the autodetection system.
Autodetection of SD Modes
To guide the autodetection system, individual enable bits are
provided for each of the supported video standards. Setting the
relevant bit to 0 inhibits the standard from being automatically
detected. Instead, the system selects the closest of the remaining
enabled standards. The results of the autodetection can be read
back via the status registers. See the Global Status Registers
section for more information.
VID_SEL [3:0], Address 0x00 [7:4]
Table 24. VID_SEL Function
VID_SEL [3:0]
0000 (default)
0001
VBI DATA RECOVERY
The ADV7188 can retrieve the following information from the
input video:
•
•
•
•
•
•
•
Wide-screen signaling (WSS)
Copy generation management system (CGMS)
Closed captioning (CC)
Macrovision protection presence
Gemstar-compatible data slicing
Teletext
VITC/VPS
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
The ADV7188 is also capable of automatically detecting the
incoming video standard with respect to
•
•
•
0010
Color subcarrier frequency
Field rate
Line rate
The ADV7188 can configure itself to support PAL
(B/G/H/I/D/M/N), PAL Combination N, NTSC M, NTSC J,
SECAM 50 Hz/60 Hz, NTSC 4.43, and PAL 60.
Rev. A | Page 25 of 112
Description
Autodetect PAL (B/G/H/I/D),
NTSC (without pedestal), SECAM
Autodetect PAL (B/G/H/I/D),
NTSC M (with pedestal), SECAM
Autodetect PAL N (without pedestal),
NTSC M (without pedestal), SECAM
Autodetect PAL N (with pedestal),
NTSC M (with pedestal), SECAM
NTSC J (1)
NTSC M (1)
PAL 60
NTSC 4.43 (1)
PAL B/G/H/I/D
PAL N (PAL B/G/H/I/D without pedestal)
PAL M (without pedestal)
PAL M
PAL Combination N
PAL Combination N (with pedestal)
SECAM
SECAM (with pedestal)
ADV7188
AD_SEC525_EN, SECAM 525 Autodetect Enable,
Address 0x07 [7]
AD_NTSC_EN, NTSC Autodetect Enable,
Address 0x07 [1]
0 (default)—Disables the autodetection of a 525-line system
with a SECAM style, FM-modulated color component.
0—Disables the autodetection of standard NTSC.
1—Enables autodetection.
AD_SECAM_EN, SECAM Autodetect Enable,
Address 0x07 [6]
0—Disables the autodetection of SECAM.
1 (default)—Enables autodetection.
AD_N443_EN, NTSC 443 Autodetect Enable,
Address 0x07 [5]
0—Disables the autodetection of NTSC style systems with a
4.43 MHz color subcarrier.
1 (default)—Enables autodetection.
AD_P60_EN, PAL 60 Autodetect Enable,
Address 0x07 [4]
0—Disables the autodetection of PAL systems with a 60 Hz
field rate.
1 (default)—Enables autodetection.
AD_PALN_EN, PAL N Autodetect Enable,
Address 0x07 [3]
1 (default)—Enables autodetection.
AD_PAL_EN, PAL (B/G/I/H) Autodetect Enable,
Address 0x07 [0]
0—Disables the autodetection of standard PAL.
1 (default)—Enables autodetection.
Subcarrier Frequency Lock Inversion
The SFL_INV bit of Register 0x41 controls the behavior of the
PAL switch bit in the SFL (genlock telegram) data stream. It was
implemented to solve some compatibility issues with video
encoders. It solves two problems.
First, the PAL switch bit is only meaningful in PAL. Some
encoders (including Analog Devices encoders) also look at the
state of this bit in NTSC.
Second, there was a design change in Analog Devices encoders
from ADV717x to ADV719x. The older versions used the SFL
(genlock telegram) bit directly, whereas the more recent versions
invert the bit prior to using it to compensate for the 1-line delay
of an SFL (genlock telegram) transmission.
1 (default)—Enables autodetection.
As a result, to be compatible with NTSC format, the PAL switch bit
in the SFL (genlock telegram) must be 1 for ADV717x encoders
and 0 for ADV7190/ADV7191/ADV7194 encoders. If the state
of the PAL switch bit is set incorrectly, a 180° phase shift occurs.
AD_PALM_EN, PAL M Autodetect Enable,
Address 0x07 [2]
In a decoder/encoder back-to-back system in which SFL is used,
this bit must be set up properly for the specific encoder used.
0—Disables the autodetection of PAL M.
SFL_INV, Address 0x41 [6]
1 (default)—Enables autodetection.
0 (default)—Makes the part SFL compatible with ADV717x and
ADV73xx encoders.
0—Disables the autodetection of the PAL N standard.
1—Makes the part SFL compatible with ADV7190/ADV7191/
ADV7194 encoders.
Rev. A | Page 26 of 112
ADV7188
The TIME_WIN signal is based on a line-to-line evaluation of
the horizontal synchronization pulse of the incoming video. It
reacts quickly.
Lock-Related Controls
Lock information is presented to the user through Bits [1:0] of
Status Register 1. See the Status Register 1 [7:0], Address 0x10
[7:0] section. Figure 13 outlines the signal flow and the controls
that are available to influence how the lock status information is
generated.
The FREE_RUN signal evaluates the properties of the incoming
video over several fields, taking vertical synchronization
information into account.
SRLS, Select Raw Lock Signal, Address 0x51 [6]
0 (default)—Selects the FREE_RUN signal.
Using the SRLS bit, the user can choose between two sources for
determining the lock status, which is indicated via Status Register 1,
Bits [1:0].
SELECT THE RAW LOCK SIGNAL
SRLS
1
0
0
1
FSC LOCK
FILTER THE RAW LOCK SIGNAL
CIL[2:0], COL[2:0]
COUNTER INTO LOCK
COUNTER OUT OF LOCK
IN_LOCK
MEMORY
LOST_LOCK
05478-013
TIME_WIN
FREE_RUN
1—Selects the TIME_WIN signal.
TAKE FSC LOCK INTO ACCOUNT
FSCLE
Figure 13. Lock-Related Signal Path
Rev. A | Page 27 of 112
ADV7188
FSCLE, FSC Lock Enable, Address 0x51 [7]
The FSCLE bit allows the user to choose if the status of the
color subcarrier loop is taken into account when the overall
lock status is determined and presented via Bits [1:0] in Status
Register 1. The FSCLE bit must be set to 0 when operating in
YPrPb (component) mode to generate a reliable horizontal lock
status bit (INST_HLOCK).
0 (default)—Makes the overall lock status dependent on the
horizontal sync lock.
ST_NOISE_VLD, Sync Tip Noise Measurement Valid,
Address 0xDE [3], Read Only
This read-only bit measures whether ST_NOISE is valid or invalid.
0—The ST_NOISE [10:0] measurement is invalid.
1 (default)—The ST_NOISE [10:0] measurement is valid.
ST_NOISE [10:0], Sync Tip Noise Measurement,
Addresses 0xDE [2:0], 0xDF [7:0]
1—Makes the overall lock status dependent on the horizontal
sync lock and the FSC lock.
The ST_NOISE [10:0] measures the noise in the horizontal sync
tip over four fields and shows a readback value of the average noise.
ST_NOISE_VLD must be 1 for this measurement to be valid.
CIL [2:0], Count-Into-Lock, Address 0x51 [2:0]
One bit of ST_NOISE [10:0] = one ADC code.
CIL [2:0] determines the number of consecutive lines the system
must remain in the into-lock condition before reporting a locked
state in Status Register 1 [1:0]. It counts the value in lines of video.
One bit of ST_NOISE [10:0] = 1.6 V/4096 = 390.625 μV.
Table 25. CIL [2:0] Function
These registers allow the user to control the appearance of the
picture, including control of the active data in the event of video
being lost. These controls are independent of any other control.
For instance, brightness control is independent of picture clamping,
although both controls affect the dc level of the signal.
CIL [2:0]
000
001
010
011
100 (default)
101
110
111
Description
1 line of video
2 lines of video
5 lines of video
10 lines of video
100 lines of video
500 lines of video
1000 lines of video
100,000 lines of video
CON [7:0], Contrast Adjust, Address 0x08 [7:0]
These bits allow the user to adjust the contrast of the picture.
Table 28. CON [7:0] Function
COL [2:0], Count-Out-of-Lock, Address 0x51 [5:3]
COL [2:0] determines the number of consecutive lines the system
must be in the out-of-lock condition before reporting an unlocked
state in Status Register 0 [1:0]. It counts the value in lines of video.
Table 26. COL [2:0] Function
COL [2:0]
000
001
010
011
100 (default)
101
110
111
Description
1 line of video
2 lines of video
5 lines of video
10 lines of video
100 lines of video
500 lines of video
1000 lines of video
100,000 lines of video
VS_COAST_MODE [1:0], Address 0xF9 [3:2]
These bits are used to set the VS free-run (coast) frequency.
Table 27. VS_COAST_MODE [1:0] Function
VS_COAST_MODE [1:0]
00 (default)
01
10
11
Description
Autocoast mode—follows VS
frequency from last video input
Forces 50 Hz coast mode
Forces 60 Hz coast mode
Reserved
COLOR CONTROLS
CON [7:0]
0x80 (default)
0x00
0xFF
Description
Gain on luma channel = 1
Gain on luma channel = 0
Gain on luma channel = 2
SD_SAT_CB [7:0], SD Saturation Cb Channel,
Address 0xE3 [7:0]
These bits allow the user to control only the gain of the Cb
channel. The user can adjust the saturation of the picture.
Table 29. SD_SAT_CB [7:0] Function
SD_SAT_CB [7:0]
0x80 (default)
0x00
0xFF
Description
Gain on Cb channel = 1
Gain on Cb channel = 0
Gain on Cb channel = 2
SD_SAT_CR [7:0], SD Saturation Cr Channel,
Address 0xE4 [7:0]
These bits allow the user to control only the gain of the Cr
channel. The user can adjust the saturation of the picture.
Table 30. SD_SAT_CR [7:0] Function
SD_SAT_CR [7:0]
0x80 (default)
0x00
0xFF
Rev. A | Page 28 of 112
Description
Gain on Cr channel = 1
Gain on Cr channel = 0
Gain on Cr channel = 2
ADV7188
SD_OFF_CB [7:0], SD Offset Cb Channel,
Address 0xE1 [7:0]
DEF_Y [5:0], Default Value Y, Address 0x0C [7:2]
If the ADV7188 loses lock to the incoming video signal or if
there is no input signal, the DEF_Y [5:0] bits allow the user to
specify a default luma value to be output. The register is used if
These bits allow the user to adjust the hue of the picture by
selecting the offset for the Cb channel. There is a functional
overlap with the HUE [7:0] bits.
Table 31. SD_OFF_CB [7:0] Function
SD_OFF_CB [7:0]
0x80 (default)
0x00
0xFF
Description
0 mV offset applied to the Cb channel
−568 mV offset applied to the Cb channel
+568 mV offset applied to the Cb channel
SD_OFF_CR [7:0], SD Offset Cr Channel, Address 0xE2 [7:0]
These bits allow the user to select an offset for data on only the
Cr channel and to adjust the hue of the picture. There is a
functional overlap with the HUE [7:0] bits.
Table 32. SD_OFF_CR [7:0] Function
SD_OFF_CR [7:0]
0x80 (default)
0x00
0xFF
Description
0 mV offset applied to the Cr channel
−568 mV offset applied to the Cr channel
+568 mV offset applied to the Cr channel
BRI [7:0], Brightness Adjust, Address 0x0A [7:0]
These bits control the brightness of the video signal and allow
the user to adjust the brightness of the picture.
•
The DEF_VAL_AUTO_EN bit is set high and the ADV7188
loses lock to the input video signal. This is the intended
mode of operation (automatic mode).
•
The DEF_VAL_EN bit is set regardless of the lock status of
the video decoder. This is a forced mode that may be useful
during configuration.
The DEF_Y [5:0] values define the six MSBs of the output video.
The remaining LSBs are padded with 0s. For example, in 10-bit
mode, the output is Y [9:0] = {DEF_Y [5:0], 0, 0, 0, 0}.
The value for Y is set by the DEF_Y [5:0] bits. A value of 0x0D
in conjunction with the DEF_C [7:0] default setting produces a
blue color.
Register 0x0C has a default value of 0x36.
DEF_C [7:0], Default Value C, Address 0x0D [7:0]
The DEF_C [7:0] bits complement the DEF_Y [5:0] bits. These
bits define the four MSBs of the Cr and Cb values to be output if
•
The DEF_VAL_AUTO_EN bit is set high and the ADV7188
cannot lock to the input video (automatic mode).
•
The DEF_VAL_EN bit is set high (forced output).
Table 33. BRI [7:0] Function
BRI [7:0]
0x00 (default)
0x7F
0x80
Description
Offset of the luma channel = 0 mV
Offset of the luma channel = +204 mV
Offset of the luma channel = −204 mV
The data that is finally output from the ADV7188 for the chroma
side is the output pixel buses Cr [7:0] = {DEF_C [7:4], 0, 0, 0, 0}
and Cb [7:0] = {DEF_C [3:0], 0, 0, 0, 0}.
HUE [7:0], Hue Adjust, Address 0x0B [7:0]
In full 12-bit output mode, two extra LSBs of value 00 are appended.
These bits contain the value for the color hue adjustment and
allow the user to adjust the hue of the picture.
HUE [7:0] has a range of ±90°, with a value of 0x00 equivalent to
an adjustment of 0°. The resolution of HUE [7:0] for one bit is 0.7°.
The hue adjustment value is fed into the AM color demodulation
block. Therefore, it only applies to video signals that contain
chroma information in the form of an AM-modulated carrier
(CVBS or Y/C in PAL or NTSC). It does not affect SECAM and
does not work on component video inputs (YPrPb).
Table 34. HUE [7:0] Function
HUE [7:0]
0x00 (default)
0x7F
0x80
Description
Phase of the chroma signal = 0°
Phase of the chroma signal = +90°
Phase of the chroma signal = −90°
The values for Cr and Cb are set by the DEF_C [7:0] bits. A
value of 0x7C in conjunction with the DEF_Y [5:0] default
setting produces a blue color.
DEF_VAL_EN, Default Value Enable, Address 0x0C [0]
This bit forces the use of the default values for Y, Cr, and Cb.
Refer to the descriptions in the DEF_Y [5:0], Default Value Y,
Address 0x0C [7:2] and DEF_C [7:0], Default Value C, Address
0x0D [7:0] sections for additional information. In this mode,
the decoder also outputs a stable 27 MHz clock, HS, and VS.
0 (default)—Outputs a colored screen determined by userprogrammable Y, Cr, and Cb values when the decoder free runs.
Free-run mode is turned on and off via DEF_VAL_AUTO_EN.
1—Forces a colored screen output determined by userprogrammable Y, Cr, and Cb values. This overrides picture
data even if the decoder is locked.
Rev. A | Page 29 of 112
ADV7188
DEF_VAL_AUTO_EN, Default Value Automatic Enable,
Address 0x0C [1]
This bit enables the automatic use of the default values for Y, Cr,
and Cb when the ADV7188 cannot lock to the video signal.
0—Disables free-run mode. If the decoder is unlocked, it
outputs noise.
1 (default)—Enables free-run mode. A colored screen set by the
user-programmable Y, Cr, and Cb values is displayed when the
decoder loses lock.
CLAMP OPERATION
The input video is ac-coupled into the ADV7188 through a
0.1 μF capacitor. It is recommended that the range of the input
video signal is 0.5 V to 1.6 V (typically 1 V p-p). If the signal
exceeds this range, it cannot be processed correctly in the
decoder. Because the input signal is ac-coupled into the
decoder, its dc value needs to be restored. This process is
referred to as clamping the video. This section explains the
general process of clamping for the ADV7188 and shows the
different ways that a user can configure the device’s behavior.
The primary task of the analog clamping circuits is to ensure
that the video signal stays within the valid ADC input window
so that the analog-to-digital conversion can occur. Therefore,
precise clamping of the input signal within the analog domain
is unnecessary if the video signal fits within the ADC range.
After digitization, the digital fine-clamp block corrects for any
remaining variations in dc level. Because the dc level of an input
video signal refers directly to the brightness of the picture
transmitted, it is important to perform a fine clamp with high
accuracy; otherwise, brightness variations may occur. Furthermore, dynamic changes in the dc level usually lead to significant
artifacts and must therefore be prohibited.
The clamping scheme must be able to acquire a newly
connected video signal with a completely unknown dc level,
and it must maintain the dc level during normal operation.
To quickly acquire an unknown video signal, activate the largecurrent clamps. It is assumed that the amplitude of the video
signal at this point is of a nominal value. Control of the coarseand fine-current clamp parameters is automatically performed
by the decoder.
The ADV7188 uses a combination of current sources and a
digital processing block for clamping, as shown in Figure 14.
There are three analog processing channels (like the one shown
in Figure 14) inside the IC. Although only one channel (and
only one ADC) is needed for a CVBS signal, two independent
channels are needed for S-video (Y/C) type signals, and three
independent channels are needed to allow component (YPrPb)
signals to be processed.
Standard definition video signals may contain excessive noise.
In particular, CVBS signals transmitted by terrestrial broadcast
and then demodulated using a tuner usually show very large
levels of noise (>100 mV). A voltage clamp would be unsuitable
for this type of video signal. Instead, the ADV7188 uses a set of
four current sources that can cause coarse (>0.5 mA) and fine
(<0.1 mA) currents to flow into and away from the high
impedance node that carries the video signal (see Figure 14).
The clamping can be divided into two sections:
CCLEN, DCT [1:0], DCFE are the I2C signals that can be used to
influence the behavior of the clamping block of the ADV7188.
•
Clamping before the ADC (analog domain): current
sources
CCLEN, Current Clamp Enable, Address 0x14 [4]
The current clamp enable bit allows the user to switch off the
current sources entirely in the analog front end. This may be
useful if the incoming analog video signal is clamped externally.
Clamping after the ADC (digital domain): digital
processing block
The ADCs can digitize an input signal only if it is within the 1.6 V
input voltage range. An input signal with a dc level that is too
large or too small is clipped at the top or bottom of the ADC range.
FINE-CURRENT SOURCES
ANALOG
VIDEO
INPUT
0—The current sources are switched off.
1 (default)—The current sources are enabled.
COARSE-CURRENT SOURCES
ADC
DATA
PREPROCESSOR
(DPP)
CLAMP CONTROL
Figure 14. Clamping Overview
Rev. A | Page 30 of 112
SDP
WITH DIGITAL
FINE CLAMP
05478-014
•
ADV7188
S-video type sources, and a second for nonstandard composite
signals. The YSH filter responses also include a set of notches
for PAL and NTSC. However, it is recommended to use the
comb filters for Y/C separation.
DCT [1:0], Digital Clamp Timing, Address 0x15 [6:5]
The clamp timing register determines the time constant of the
digital fine-current clamp circuitry. It is important to realize
that the digital fine-current clamp reacts quickly, correcting any
residual dc level error for the active line immediately. Therefore,
the time constant of the digital fine clamp must be much
quicker than the one for the analog blocks.
By default, the time constant of the digital fine-current clamp is
adjusted dynamically to suit the currently connected input signal.
Table 35. DCT [1:0] Function
DCT [1:0]
00 (default)
01
10
11
Description
Slow (TC = 1 sec)
Medium (TC = 0.5 sec)
Fast (TC = 0.1 sec)
TC determined by the input video parameters
DCFE, Digital Clamp Freeze Enable, Address 0x15 [4]
This register bit allows the user to freeze the digital clamp loop
at any time. It is intended for users who do their own clamping.
Users should disable the current sources for analog clamping
via the appropriate register bits, wait until the digital clamp loop
settles, and then freeze it via the DCFE bit.
0 (default)—The digital clamp is operational.
•
Digital Resampling Filter. This block allows dynamic
resampling of the video signal to alter parameters such as
the time base of a line of video. Fundamentally, the resampler
is a set of low-pass filters. The actual response is chosen by
the system without requiring user intervention.
Figure 16 through Figure 19 show the responses of all luma
filters. Unless otherwise noted, the filters are set in a typical
wideband mode.
Y-Shaping Filter
For input signals in CVBS format, the luma-shaping filters play
an essential role in removing the chroma component from a
composite signal. Y/C separation must aim for best possible
crosstalk reduction while retaining as much bandwidth
(especially on the luma component) as possible. High quality
Y/C separation can be achieved by using the internal comb
filters of the ADV7188. Comb filtering, however, relies on the
frequency relationship of the luma component (multiples of the
video line rate) and the color subcarrier (FSC). For good quality
CVBS signals, this relationship is known and therefore the
comb filter algorithms can be used to separate luma and
chroma with high accuracy.
1—The digital clamp loop is frozen.
LUMA FILTER
Data from the digital fine-clamp block is processed by three sets
of filters. The data format at this point is CVBS for CVBS input
format or luma only for Y/C and YPrPb input formats.
•
•
Luma Antialias (YAA) Filter. The ADV7188 receives video
at a rate of 27 MHz. (For 4× oversampled video, the ADCs
are sample at 54 MHz, and the first decimation is performed
inside the DPP filters. Therefore, the data rate into the
ADV7188 is always 27 MHz.) The ITU-R BT.601 standard
recommends a sampling frequency of 13.5 MHz. The luma
antialias filter decimates the oversampled video using a
high quality linear phase, low-pass filter that preserves the
luma signal and simultaneously attenuates out-of-band
components. The luma antialias filter has a fixed response.
Luma-Shaping (YSH) Filters. The shaping filter block is a
programmable low-pass filter with a wide variety of responses. It can be used to selectively reduce the luma video
signal bandwidth (needed prior to scaling, for example).
For some video sources that contain high frequency noise,
reducing the bandwidth of the luma signal improves visual
picture quality. A follow-on video compression stage may
work more efficiently if the video is low-pass filtered.
For nonstandard video signals, the frequency relationship may
have an offset, and the comb filters may not be able to remove
all crosstalk artifacts in an optimum fashion without the
assistance of a shaping filter.
An automatic mode is provided. In this mode, the ADV7188
evaluates the quality of the incoming video signal and selects
the filter responses in accordance with the signal quality and
video standard. YFSM, WYSFMOVR, and WYSFM allow the
user to override the automatic decisions manually in part or in full
(see Figure 15).
The luma-shaping filter has three sets of control bits:
•
YSFM [4:0] (Address 0x17) allow the user to manually
select a shaping filter mode (applied to all video signals) or
to enable an automatic selection (dependent on video
quality and video standard).
•
WYSFMOVR (Address 0x18) allows the user to override
the automatic WYSFM filter selection and enable manual
selection of the WYSFM filter via WYSFM [4:0].
•
WYSFM [4:0] (Address 0x18) allow the user to select a
different shaping filter mode for good quality composite
(CVBS), component (YPrPb), and S-video (Y/C) input
signals.
The ADV7188 has two responses for the shaping filter: one
that is used for good quality composite, component, and
Rev. A | Page 31 of 112
ADV7188
In automatic mode, the system preserves the maximum possible
bandwidth for good CVBS sources (because they can successfully
be combed) and for luma components of YPrPb and Y/C sources
(because they need not be combed). For poor quality signals, the
system selects from a set of proprietary shaping filter responses
that complements comb filter operation to reduce visual artifacts.
The control logic is shown in Figure 15.
Table 36. YSFM Function
YSFM [4:0]
00000
00001 (default)
00010
00011
00100
00101
00110
00111
01000
01001
01010
01011
01100
01101
01110
01111
10000
10001
10010
10011
10100
10101
10110
10111
11000
11001
11010
11011
11100
11101
11110
11111
YSFM [4:0], Y-Shaping Filter Mode, Address 0x17 [4:0]
The Y-shaping filter mode bits allow the user to select from a
wide range of low-pass and notch filters. When these bits are set
to either of the automatic selection modes, the filter is selected
based on other bit selections, such as detected video standard, and
properties extracted from the incoming video itself, such as quality
and time-base stability. The automatic selection always picks the
widest possible bandwidth for the video input encountered.
If the YSFM settings specify a filter (that is, YSFM is set to values
other than 00000 or 00001), the chosen filter is applied to all video,
regardless of its quality.
In either of the automatic selection modes, the notch filters are
only used for poor quality video signals. For all other video signals,
wideband filters are used (see Table 36).
Description
Automatic selection, including a
wide-notch response (PAL/NTSC/SECAM)
Automatic selection, including a
narrow-notch response (PAL/NTSC/SECAM)
SVHS 1
SVHS 2
SVHS 3
SVHS 4
SVHS 5
SVHS 6
SVHS 7
SVHS 8
SVHS 9
SVHS 10
SVHS 11
SVHS 12
SVHS 13
SVHS 14
SVHS 15
SVHS 16
SVHS 17
SVHS 18 (CCIR 601)
PAL NN 1
PAL NN 2
PAL NN 3
PAL WN 1
PAL WN 2
NTSC NN 1
NTSC NN 2
NTSC NN 3
NTSC WN 1
NTSC WN 2
NTSC WN 3
Reserved
SET YSFM
YES
YSFM IN AUTO MODE?
00000 OR 00001
NO
VIDEO
QUALITY
BAD
GOOD
AUTO SELECT LUMASHAPING FILTER TO
COMPLEMENT COMB
USE YSFM-SELECTED
FILTER REGARDLESS OF
VIDEO QUALITY
0
SELECT WIDEBAND
FILTER AS PER
WYSFM[4:0]
AUTOMATICALLY
SELECT BEST
WIDEBAND FILTER
Figure 15. YSFM and WYSFM Control Flowchart
Rev. A | Page 32 of 112
05478-015
WYSFMOVR
1
ADV7188
COMBINED Y ANTIALIAS, S-VHS LOW-PASS FILTERS,
Y RESAMPLE
WYSFMOVR, Wideband Y-Shaping Filter Override,
Address 0x18 [7]
0
0—The best wideband Y-shaping filter for good quality video
signals is selected automatically.
–10
AMPLITUDE (dB)
Setting the WYSFMOVR bit enables the use of the WYSFM [4:0]
settings for good quality video signals. For more information,
refer to the general discussion of the luma-shaping filters in the
Y-Shaping Filter section and the flowchart shown in Figure 15.
–20
–30
–40
–50
1 (default)—Enables manual selection of a wideband filter via
WYSFM [4:0].
–70
WYSFM [4:0], Wideband Y-Shaping Filter Mode,
Address 0x18 [4:0]
0
2
4
6
8
10
12
FREQUENCY (MHz)
Figure 16. Y SVHS 1 to SVHS 18 Filter Responses
The WYSFM [4:0] bits allow the user to select a wideband
Y-shaping filter manually for good quality video signals, for
example, CVBS with a stable time base, a luma component of
YPrPb, or a luma component of Y/C. The WYSFM bits are active
only if the WYSFMOVR bit is set to 1. See the general discussion
of the shaping filter settings in the Y-Shaping Filter section.
COMBINED Y ANTIALIAS, CCIR MODE SHAPING FILTER,
Y RESAMPLE
0
–20
AMPLITUDE (dB)
Table 37. WYSFM [4:0] Function
Description
Reserved; do not use
Reserved; do not use
SVHS 1
SVHS 2
SVHS 3
SVHS 4
SVHS 5
SVHS 6
SVHS 7
SVHS 8
SVHS 9
SVHS 10
SVHS 11
SVHS 12
SVHS 13
SVHS 14
SVHS 15
SVHS 16
SVHS 17
SVHS 18 (CCIR 601)
Reserved; do not use
–40
–60
–80
–120
05478-017
–100
0
2
4
6
8
10
12
FREQUENCY (MHz)
Figure 17. Y SVHS 18 Extra Wideband Filter (CCIR 601 Compliant)
COMBINED Y ANTIALIAS, PAL NOTCH FILTERS,
Y RESAMPLE
0
–10
AMPLITUDE (dB)
–20
–30
–40
–50
–60
–70
Figure 16 shows the filter responses of the SVHS 1 (narrowest)
to SVHS 18 (widest) shaping filter settings, Figure 18 shows the
PAL notch filter responses, and Figure 19 shows the NTSC notch
filter responses.
Rev. A | Page 33 of 112
05478-018
WYSFM [4:0]
00000
00001
00010
00011
00100
00101
00110
00111
01000
01001
01010
01011
01100
01101
01110
01111
10000
10001
10010
10011 (default)
10100 to 11111
05478-016
–60
0
2
4
6
8
10
FREQUENCY (MHz)
Figure 18. Y PAL Notch Filter Responses
12
ADV7188
COMBINED C ANTIALIAS, C-SHAPING FILTER,
C RESAMPLER
0
0
–10
–10
–30
–40
–50
–70
0
2
4
6
8
10
–30
–40
–50
05478-019
–60
–20
–60
12
05478-020
–20
ATTENUATION (dB)
AMPLITUDE (dB)
COMBINED Y ANTIALIAS, NTSC NOTCH FI LTERS,
Y RESAMPLE
0
FREQUENCY (MHz)
1
2
3
4
5
6
FREQUENCY (MHz)
Figure 19. Y NTSC Notch Filter Responses
Figure 20. Chroma-Shaping Filter Responses
CHROMA FILTER
CSFM [2:0], C-Shaping Filter Mode, Address 0x17 [7:5]
Data from the digital fine-clamp block is processed by three sets
of filters. The data format at this point is CVBS for CVBS
inputs, chroma only for Y/C, or Cr/Cb interleaved for YPrPb
input formats.
The C-shaping filter mode bits allow the user to select from a
range of low-pass filters for the chrominance signal.
•
Chroma Antialias (CAA) Filter. The ADV7188 oversamples
the CVBS by a factor of 2 and the chroma or Cr/Cb by a
factor of 4. CAA, a decimating filter, is used to preserve
the active video band and to remove any out-of-band
components. The CAA filter has a fixed response.
•
Chroma-Shaping (CSH) Filters. These filters can be
programmed to perform a variety of low-pass responses.
They can be used to selectively reduce the bandwidth of the
chroma signal for scaling or compression.
•
Digital Resampling Filter. This filter is used to allow
dynamic resampling of the video signal to alter parameters,
such as the time base of a line of video. Fundamentally, the
resampler is a set of low-pass filters. The actual response is
chosen by the system without user intervention.
Table 38. CSFM [2:0] Function
CSFM [2:0]
000 (default)
001
010
011
100
101
110
111
Figure 20 shows the overall response of all filters, from SH1
(narrowest) to SH5 (widest), in addition to the wideband
mode (in red).
Rev. A | Page 34 of 112
Description
1.5 MHz bandwidth filter
2.17 MHz bandwidth filter
SH1
SH2
SH3
SH4
SH5
Wideband mode
ADV7188
The minimum supported amplitude of the input video is
determined by the ability of the ADV7188 to retrieve horizontal
and vertical timing and to lock to the color burst, if present.
GAIN OPERATION
The gain control within the ADV7188 is done on a purely
digital basis. The input ADCs support a 12-bit range, mapped
into a 1.6 V analog voltage range. Gain correction takes place
after the digitization in the form of a digital multiplier.
There are separate gain control units for luma and chroma data.
Both can operate independently of each other. The chroma unit,
however, can also take its gain value from the luma path.
This architecture is advantageous because, unlike the commonly
used programmable gain amplifier (PGA) placed in front of the
ADCs, the gain is completely independent of supply, temperature,
and process variations.
The possible AGC modes are summarized in Table 39.
It is possible to freeze the automatic gain control loops. This
causes the loops to stop updating and maintains the AGCdetermined gain that is active at the time of the freeze until the
loop is either unfrozen or the gain mode of operation is changed.
As shown in Figure 21, the ADV7188 can decode a video signal
as long as it fits into the ADC window.
The two components of decoding a video signal are the amplitude
of the input signal and the dc level on which it resides. The dc level
is set by the clamping circuitry (see the Clamp Operation section).
The currently active gain from any of the modes can be read
back. Refer to the description of the dual-function manual gain
bits, LMG [11:0] luma manual gain and CMG [11:0] chroma
manual gain, in the Luma Gain and the Chroma Gain sections.
If the amplitude of the analog video signal is too high, clipping
can occur, resulting in visual artifacts. The analog input range
of the ADC, together with the clamp level, determines the
maximum supported amplitude of the video signal.
ANALOG VOLTAGE
RANGE SUPPORTED BY ADC (1.6V RANGE FOR ADV7188)
MAXIMUM
VOLTAGE
SDP
(GAIN SELECTION ONLY)
GAIN
CONTROL
MINIMUM
VOLTAGE
CLAMP
LEVEL
05478-021
ADC
DATA
PREPROCESSOR
(DPP)
Figure 21. Gain Control Overview
Table 39. AGC Modes
Input Video Type
Any
CVBS
Luma Gain
Manual luma gain
Dependent on horizontal sync depth
Peak white
Y/C
Dependent on horizontal sync depth
Peak white
YPrPb
Dependent on horizontal sync depth
Rev. A | Page 35 of 112
Chroma Gain
Manual chroma gain
Dependent on color burst amplitude
Taken from luma path
Dependent on color burst amplitude
Taken from luma path
Dependent on color burst amplitude
Taken from luma path
Dependent on color burst amplitude
Taken from luma path
Taken from luma path
ADV7188
Luma Gain
LAGC [2:0], Luma Automatic Gain Control,
Address 0x2C [6:4]
LMG [11:0]/LG [11:0], Luma Manual Gain/Luma Gain,
Address 0x2F [3:0], Address 0x30 [7:0]
The luma automatic gain control mode bits select the mode of
operation for the gain control in the luma path.
Analog Devices internal parameters can be used to customize the
peak white gain control. Contact an Analog Devices representative
for more information.
Luma manual gain [11:0] are dual-function bits. If these bits are
written to, a desired manual luma gain can be programmed.
This gain becomes active if the LAGC [2:0] mode is switched to
manual fixed gain. Equation 2 and Equation 3 show how to
calculate a desired gain for NTSC and PAL standards,
respectively.
NTSC Luma_Gain =
1024 < LMG [11:0] ≤ 4095
Table 40. LAGC [2:0] Function
LAGC [2:0]
000
001
010 (default)
011
100
101
110
111
Description
Manual fixed gain (use LMG [11:0])
Reserved
AGC peak white algorithm enabled
(blank level to sync tip)
Reserved
AGC peak white algorithm disabled
(blank level to sync tip)
Reserved
Reserved
Freeze gain
1128
PAL Luma_Gain =
1024 < LMG [11:0] ≤ 4095
1222
= 0.9078 K 3.63
(2)
= 0.838 K 3.351
(3)
If read back, this register returns the current gain value.
Depending on the settings of the LAGC [2:0] bits, this value is
one of the following:
•
Luma manual gain value (LAGC [2:0] set to luma manual
gain mode)
LAGT [1:0], Luma Automatic Gain Timing,
Address 0x2F [7:6]
•
Luma automatic gain value (LAGC [2:0] set to any of the
automatic modes)
The luma automatic gain timing bits allow the user to influence
the tracking speed of the luminance automatic gain control.
Note that these bits only have an effect if the LAGC [2:0] bits are
set to 010 or 100 (automatic gain control modes).
Table 42. LG [11:0]/LMG [11:0] Function
If peak white AGC is enabled and active (see the Status Register 1
[7:0], Address 0x10 [7:0] section), the actual gain update speed
is dictated by the peak white AGC loop and, as a result, the
LAGT settings have no effect. As soon as the part leaves peak white
AGC, LAGT becomes relevant.
LG [11:0]/LMG [11:0]
LMG [11:0] = X
LG [11:0]
Read/Write
Write
Read
Description
Manual gain for luma path
Actual gain used
For example, to program the ADV7188 into manual fixed gain
mode with a desired gain of 0.89 for the NTSC standard:
1.
Use Equation 2 to convert the gain:
0.95 × 1128 = 1071.6
The update speed for the peak white algorithm can be customized
by using internal parameters. Contact an Analog Devices
representative for more information.
2.
Truncate to integer value:
1071.6 = 1071
Table 41. LAGT [1:0] Function
3.
Convert to hexadecimal:
1071d = 0x42F
4.
Split into two registers and program:
Luma Gain Control 1 [3:0] = 0x4
Luma Gain Control 2 [7:0] = 0x2F
5.
Enable manual fixed gain mode:
Set LAGC [2:0] to 000
LAGT [1:0]
00
01
10
11 (default)
Description
Slow (TC = 2 sec)
Medium (TC = 1 sec)
Fast (TC = 0.2 sec)
Adaptive
Rev. A | Page 36 of 112
ADV7188
BETACAM, Enable BETACAM Levels, Address 0x01 [5]
PW_UPD, Peak White Update, Address 0x2B [0]
If YPrPb data is routed through the ADV7188, the automatic
gain control modes can target different video input levels, as
outlined in Table 44. Note that the BETACAM bit is valid only if
the input mode is YPrPb (component). The BETACAM bit sets
the target value for AGC operation.
The peak white and average video algorithms determine the
gain based on measurements taken from the active video. The
PW_UPD bit determines the rate of gain change. LAGC [2:0]
must be set to the appropriate mode to enable the peak white or
average video mode.
A review of the following sections is useful:
For more information, refer to the LAGC [2:0], Luma Automatic
Gain Control, Address 0x2C [6:4] section.
•
•
The INSEL [3:0], Input Selection, Address 0x00 [3:0]
section describes how component video (YPrPb) can be
routed through the ADV7188.
0—Updates the gain once per video line.
1 (default)—Updates the gain once per field.
The Video Standard Selection section describes the various
standards, for example, with and without pedestal.
The automatic gain control (AGC) algorithms adjust the levels
based on the setting of the BETACAM bit.
Table 43. BETACAM Function
BETACAM
0 (default)
1
Description
Standard video input (assuming YPrPb is selected
as input format)
Selecting PAL with pedestal selects MII
Selecting PAL without pedestal selects SMPTE
Selecting NTSC with pedestal selects MII
Selecting NTSC without pedestal selects SMPTE
BETACAM input enable (assuming YPrPb is selected
as input format)
Selecting PAL with pedestal selects BETACAM
Selecting PAL without pedestal selects
BETACAM variant
Selecting NTSC with pedestal selects BETACAM
Selecting NTSC without pedestal selects
BETACAM variant
Table 44. BETACAM Levels
Name
Y Range
Pr and Pb Ranges
Sync Depth
BETACAM (mV)
0 to 714 (including 7.5% pedestal)
−467 to +467
286
BETACAM Variant (mV)
0 to 714
−505 to +505
286
Rev. A | Page 37 of 112
SMPTE (mV)
0 to 700
−350 to +350
300
MII (mV)
0 to 700 (including 7.5% pedestal)
−324 to +324
300
ADV7188
Chroma Gain
CAGC [1:0], Chroma Automatic Gain Control,
Address 0x2C [1:0]
For example, freezing the automatic gain loop results in a
readback value of 0x47A for the CMG [11:0] bits.
1.
Convert the readback value to decimal:
0x47A = 1146d
2.
Apply Equation 4 to convert the readback value:
1146/1024 = 1.12
These two bits select the basic mode of operation for automatic
gain control in the chroma path.
Table 45. CAGC [1:0] Function
CAGC [1:0]
00
01
10 (default)
11
Description
Manual fixed gain (use CMG [11:0])
Use luma gain for chroma
Automatic gain (based on color burst)
Freeze chroma gain
CKE, Color-Kill Enable, Address 0x2B [6]
This bit allows the optional color-kill function to be switched
on or off. For QAM-based video standards (PAL and NTSC)
and FM-based systems (SECAM), the threshold for the colorkill decision is selectable via the CKILLTHR [2:0] bits
(Address 0x3D).
CAGT [1:0], Chroma Automatic Gain Timing,
Address 0x2D [7:6]
These bits allow the user to influence the tracking speed of the
chroma automatic gain control, but have an effect only if the
CAGC [1:0] bits are set to 10 (automatic gain).
Table 46. CAGT [1:0] Function
CAGT [1:0]
00
01
10
11 (default)
Description
Slow (TC = 2 sec)
Medium (TC = 1 sec)
Fast (TC = 0.2 sec)
Adaptive
The color-kill option only works for input signals with a modulated chroma part. For component (YPrPb) input, there is no
color kill.
0—Disables color kill.
CMG [11:0]/CG [11:0], Chroma Manual Gain/Chroma Gain,
Address 0x2D [3:0], Address 0x2E [7:0]
CMG [11:0] are dual-function bits. If these bits are written to, a
desired manual chroma gain can be programmed. This gain
becomes active if the CAGC [1:0] mode is switched to manual
fixed gain. Refer to Equation 4 to calculate a desired gain. If
read back, these bits return the current gain value. Depending on
the setting in the CAGC [1:0] bits, this is either
•
Chroma manual gain value (CAGC [1:0] set to chroma
manual gain mode)
•
Chroma automatic gain value (CAGC [1:0] set to any of
the automatic modes)
Read/Write
Write
CG [11:0]
Read
Chroma _ Gain =
Description
Manual gain for
chroma path
Currently active gain
(0 < CG ≤ 4095)
1024
= 0 ... 4
1 (default)—Enables color kill.
CKILLTHR [2:0], Color-Kill Threshold, Address 0x3D [6:4]
The CKILLTHR [2:0] bits allow the user to select a threshold for
the color-kill function. The threshold applies only to QAMbased (NTSC and PAL) or FM-modulated (SECAM) video
standards.
To enable the color-kill function, the CKE bit must be set. For
CKILLTHR settings 000, 001, 010, and 011, chroma demodulation
inside the ADV7188 may not work satisfactorily for poor input
video signals.
Table 48. CKILLTHR [2:0] Function
Table 47. CG [11:0]/CMG [11:0] Function
CG [11:0]/CMG [11:0]
CMG [11:0]
If color kill is enabled and the color carrier of the incoming
video signal is less than the threshold for 128 consecutive video
lines, color processing is switched off (black and white output).
To switch the color processing back on, another 128 consecutive
lines with a color burst greater than the threshold are required.
(4)
CKILLTHR [2:0]
000
001
010
011
100 (default)
101
110
111
Rev. A | Page 38 of 112
Description
SECAM
NTSC, PAL
No color kill
Kill at <0.5%
Kill at <5%
Kill at <1.5%
Kill at <7%
Kill at <2.5%
Kill at <8%
Kill at <4.0%
Kill at <9.5%
Kill at <8.5%
Kill at <15%
Kill at <16.0%
Kill at <32%
Kill at <32.0%.
Reserved for Analog Devices internal use only;
do not select
ADV7188
CHROMA TRANSIENT IMPROVEMENT (CTI)
block must be enabled via the CTI_EN bit. The settings of the
CTI_AB_EN bit are as follows:
The signal bandwidth allocated for chroma is typically much
smaller than that of luminance. With older devices, this was a
valid way to fit a color video signal into a given overall bandwidth because the human eye is less sensitive to chrominance
than to luminance.
0—Disables the CTI alpha blender.
1 (default)—Enables the CTI alpha blender.
The uneven bandwidth, however, may lead to visual artifacts
during sharp color transitions. At the border of two bars of
color, both components (luma and chroma) change at the same
time (see Figure 22).
Due to the higher bandwidth, the signal transition of the luma
component is usually much sharper than that of the chroma
component. The color edge is not sharp and can be blurred, in
the worst case, over several pixels.
The CTI_AB [1:0] controls the behavior of alpha-blend
circuitry, which mixes the sharpened chroma signal with the
original one. It thereby controls the visual impact of CTI on the
output data.
For CTI_AB [1:0] to become active, the CTI block must be
enabled via the CTI_EN bit and the alpha blender must be
switched on via CTI_AB_EN.
Sharp blending maximizes the effect of CTI on the picture, but
may also increase the visual impact of small amplitude, high
frequency chroma noise.
LUMA SIGNAL WITH A
TRANSITION, ACCOMPANIED
BY A CHROMA TRANSITION
LUMA
SIGNAL
CTI_AB [1:0], Chroma Transient Improvement Alpha
Blend, Address 0x4D [3:2]
ORIGINAL SLOW CHROMA
TRANSITION PRIOR TO CTI
SHARPENED CHROMA
TRANSITION AT THE
OUTPUT OF CTI
DEMODULATED
CHROMA
SIGNAL
05478-022
Table 49. CTI_AB [1:0] Function
Figure 22. CTI Luma/Chroma Transition
To correct for such uneven bandwidths, the CTI block examines
the input video data. It detects transitions of chroma and can be
programmed to create steeper chroma edges in an attempt to
artificially restore lost color bandwidth. By operating only on
edges that are greater than a certain threshold, the CTI block
ensures that noise is not emphasized. Care has also been taken to
avoid edge ringing and undesirable saturation and hue distortion.
Chroma transient improvements are needed primarily for signals
that have severe chroma bandwidth limitations. For these types
of signals, it is strongly recommended to enable the CTI block
via CTI_EN.
CTI_AB [1:0]
00
01
10
11 (default)
Description
Sharpest mixing
Sharp mixing
Smooth mixing
Smoothest mixing
CTI_C_TH [7:0], CTI Chroma Threshold,
Address 0x4E [7:0]
The CTI_C_TH [7:0] value is an unsigned, 8-bit number specifying how big the amplitude step in a chroma transition must be
to be steepened by the CTI block. Programming a small value
into this register causes even, small edges to be steepened by the
CTI block. Making CTI_C_TH [7:0] a large value causes the
block to only improve large transitions.
The default value for CTI_C_TH [7:0] is 0x08, indicating the
threshold for the chroma edges prior to CTI.
DIGITAL NOISE REDUCTION (DNR) AND
LUMA PEAKING FILTER
CTI_EN, Chroma Transient Improvement Enable,
Address 0x4D [0]
DNR is based on the assumption that high frequency signals with
low amplitude are probably noise and that their removal therefore
improves picture quality. There are two DNR blocks in the
ADV7188: the DNR1 block before the luma peaking filter and the
DNR2 block after the luma peaking filter, as shown in Figure 23.
0—Disables the CTI block.
1 (default)—Enables the CTI block.
CTI_AB_EN, Chroma Transient Improvement
Alpha Blend Enable, Address 0x4D [1]
LUMA
SIGNAL
DNR1
LUMA PEAKING
FILTER
LUMA
OUTPUT
DNR2
05478-023
This bit enables an alpha-blend function, which mixes the
transient improved chroma with the original signal. The
sharpness of the alpha blending can be configured via the
CTI_AB [1:0] bits. For the alpha blender to be active, the CTI
Figure 23. DNR and Peaking Block Diagram
Rev. A | Page 39 of 112
ADV7188
DNR_EN, Digital Noise Reduction Enable, Address 0x4D [5]
0—Bypasses DNR (disables it).
1 (default)—Enables DNR on the luma data.
DNR_TH [7:0], DNR NoiseThreshold, Address 0x50 [7:0]
The DNR1 block is positioned before the luma peaking block.
The DNR_TH [7:0] value is an unsigned, 8-bit number that
determines the maximum edge that is interpreted as noise and
therefore blanked from the luma data. Programming a large
value into DNR_TH [7:0] causes the DNR block to interpret
even, large transients as noise and remove them. As a result, the
effect on the video data is more visible.
Programming a small value causes only small transients to be
seen as noise and to be removed.
The recommended DNR_TH [7:0] setting for A/V inputs is
0x04, and the recommended DNR_TH [7:0] setting for tuner
inputs is 0x0A.
The default value for DNR_TH [7:0] is 0x08, indicating the
threshold for maximum luma edges to be interpreted as noise.
PEAKING_GAIN [7:0], Luma Peaking Gain,
Address 0xFB [7:0]
PEAKING GAIN USING BP FILTER
COMB FILTERS
The comb filters of the ADV7188 have been greatly improved to
automatically handle video of all types, standards, and levels of
quality. The NTSC and PAL configuration registers allow the
user to customize comb filter operation, depending on which
video standard is detected (by autodetection) or selected (by
manual programming). In addition to the bits listed in this
section, there are other Analog Devices internal controls.
Contact an Analog Devices representative for more information.
Used for NTSC M and NTSC J CVBS inputs.
NSFSEL [1:0], Split Filter Selection NTSC,
Address 0x19 [3:2]
NSFSEL [1:0] selects how much of the overall signal bandwidth
is fed to the combs. A narrow bandwidth split filter results in better
performance on diagonal lines, but more dot crawl in the final
output image. The opposite is true for a wide bandwidth split filter.
Table 50. NSFSEL [1:0] Function
NSFSEL [1:0]
00 (default)
01
10
11
10
5
0
Description
Narrow
Medium
Medium
Wide
–5
CTAPSN [1:0], Chroma Comb Taps NTSC,
Address 0x38 [7:6]
–10
Table 51. CTAPSN [1:0] Function
–15
–20
05478-024
FILTER RESPONSE (dB)
The DNR2 block is positioned after the luma peaking block and
therefore affects the amplified luma signal. It operates in the
same way as the DNR1 block, but has an independent threshold
control, DNR_TH2 [7:0]. This value is an unsigned, 8-bit
number that determines the maximum edge that is interpreted
as noise and therefore blanked from the luma data.
Programming a large value into DNR_TH2 [7:0] causes the
DNR block to interpret even, large transients as noise and
remove them. As a result, the effect on the video data is more
visible. Programming a small value causes only small transients
to be seen as noise and to be removed.
NTSC Comb Filter Settings
This filter can be manually enabled. The user can boost or
attenuate the mid region of the Y spectrum around 3 MHz. The
peaking filter can visually improve the picture by showing more
definition on the picture details that contain frequency
components around 3 MHz. The default value (0x40) in this
register passes through the luma data unaltered (0 dB response).
A lower value attenuates the signal, and a higher value amplifies
it. A plot of the filter responses is shown in Figure 24.
15
DNR_TH2 [7:0], DNR Noise Threshold 2,
Address 0xFC [7:0]
0
1
2
3
4
5
FREQUENCY (MHz)
Figure 24. Peaking Filter Responses
6
7
CTAPSN [1:0]
00
01
10 (default)
11
Rev. A | Page 40 of 112
Description
Do not use
NTSC chroma comb adapts three lines (three taps)
to two lines (two taps)
NTSC chroma comb adapts five lines (five taps)
to three lines (three taps)
NTSC chroma comb adapts five lines (five taps)
to four lines (four taps)
ADV7188
CCMN [2:0], Chroma Comb Mode NTSC, Address 0x38 [5:3]
Table 52. CCMN [1:0] Function
CCMN [2:0]
000 (default)
Description
Adaptive comb mode
Configuration
Adaptive 3-line chroma comb for CTAPSN = 01
Adaptive 4-line chroma comb for CTAPSN = 10
Adaptive 5-line chroma comb for CTAPSN = 11
100
101
Disable chroma comb
Fixed chroma comb (top lines of line memory)
110
Fixed chroma comb (all lines of line memory)
111
Fixed chroma comb (bottom lines of line memory)
Fixed 2-line chroma comb for CTAPSN = 01
Fixed 3-line chroma comb for CTAPSN = 10
Fixed 4-line chroma comb for CTAPSN = 11
Fixed 3-line chroma comb for CTAPSN = 01
Fixed 4-line chroma comb for CTAPSN = 10
Fixed 5-line chroma comb for CTAPSN = 11
Fixed 2-line chroma comb for CTAPSN = 01
Fixed 3-line chroma comb for CTAPSN = 10
Fixed 4-line chroma comb for CTAPSN = 11
YCMN [2:0], Luma Comb Mode NTSC, Address 0x38 [2:0]
Table 53. YCMN [2:0] Function
YCMN [2:0]
000 (default)
100
101
110
111
Description
Adaptive comb mode
Disable luma comb
Fixed luma comb (top lines of line memory)
Fixed luma comb (all lines of line memory)
Fixed luma comb (bottom lines of line memory)
Rev. A | Page 41 of 112
Configuration
Adaptive 3-line (three taps) luma comb
Use low-pass/notch filter; see the Y-Shaping Filter section
Fixed 2-line (two taps) luma comb
Fixed 3-line (three taps) luma comb
Fixed 2-line (two taps) luma comb
ADV7188
PAL Comb Filter Settings
CCMP [2:0], Chroma Comb Mode PAL, Address 0x39 [5:3]
Used for PAL B/G/H/I/D, PAL M, PAL Combinational N,
PAL 60, and NTSC 4.43 CVBS inputs.
Table 56. CCMP [2:0] Function
PSFSEL [1:0], Split Filter Selection PAL, Address 0x19 [1:0]
PFSEL [1:0] selects how much of the overall signal bandwidth is
fed to the combs. A wide bandwidth split filter eliminates dot
crawl, but shows imperfections on diagonal lines. The opposite
is true for a narrow bandwidth split filter.
Table 54. PSFSEL [1:0] Function
PSFSEL [1:0]
00
01 (default)
10
11
Description
Narrow
Medium
Wide
Widest
CCMP
[2:0]
000
(default)
Description
Adaptive comb mode
100
101
Disable chroma comb
Fixed chroma comb
(top lines of line memory)
110
Fixed chroma comb
(all lines of line memory)
111
Fixed chroma comb
(bottom lines of line
memory)
CTAPSP [1:0], Chroma Comb Taps PAL, Address 0x39 [7:6]
Table 55. CTAPSP [1:0] Function
CTAPSP [1:0]
00
01
10
11 (default)
Description
Do not use.
PAL chroma comb adapts five lines (three taps)
to three lines (two taps); cancels cross luma only.
PAL chroma comb adapts five lines (five taps) to
three lines (three taps); cancels cross luma and
hue error less well.
PAL chroma comb adapts five lines (five taps) to
four lines (four taps); cancels cross luma and hue
error well.
Configuration
Adaptive 3-line chroma
comb for CTAPSP = 01
Adaptive 4-line chroma
comb for CTAPSP = 10
Adaptive 5-line chroma
comb for CTAPSP = 11
Fixed 2-line chroma
comb for CTAPSP = 01
Fixed 3-line chroma
comb for CTAPSP = 10
Fixed 4-line chroma
comb for CTAPSP = 11
Fixed 3-line chroma
comb for CTAPSP = 01
Fixed 4-line chroma
comb for CTAPSP = 10
Fixed 5-line chroma
comb for CTAPSP = 11
Fixed 2-line chroma
comb for CTAPSP = 01
Fixed 3-line chroma
comb for CTAPSP = 10
Fixed 4-line chroma
comb for CTAPSP = 11
YCMP [2:0], Luma Comb Mode PAL, Address 0x39 [2:0]
Table 57. YCMP [2:0] Function
YCMP
[2:0]
0xx
(default)
100
101
110
111
Rev. A | Page 42 of 112
Description
Adaptive comb mode
Disable luma comb
Fixed luma comb
(top lines of line memory)
Fixed luma comb
(all lines of line memory)
Fixed luma comb
(bottom lines of line
memory)
Configuration
Adaptive 5-line, 3-tap
luma comb
Use low-pass/notch filter
(see the Y-Shaping Filter
section)
Fixed 3-line, 2-tap
luma comb
Fixed 5-line, 3-tap
luma comb
Fixed 3-line, 2-tap
luma comb
ADV7188
Vertical Blank Control
Each vertical blank control register (Addresses 0xEB and 0xEC)
has the same meaning for the following bit settings:
00—Early by one line.
10—Delayed by one line.
11—Delayed by two lines.
01 (default)—Described in each register section.
PVBIOCCM [1:0], PAL VBI Odd Field Chroma Comb
Mode, Address 0xEC [3:2]
These bits control the first combed line after VBI on PAL odd
field (chroma comb).
01 (default)—ITU-R BT.470-compliant; no color on Lines 624
to 22, 311 to 335; chroma present on half lines.
PVBIECCM [1:0], PAL VBI Even Field Chroma Comb
Mode, Address 0xEC [1:0]
NVBIOLCM [1:0], NTSC VBI Odd Field Luma Comb
Mode, Address 0xEB [7:6]
These bits control the first combed line after VBI on NTSC odd
field (luma comb).
01 (default)—SMPTE170-/ITU-R BT.470-compliant; blank
Lines 1 to 20, 264 to 282; comb half lines.
These bits control the position of the first combed line after VBI
on PAL even field (chroma comb).
01 (default)—ITU-R BT.470-compliant; no color on Lines 624
to 22, 311 to 335; chroma present on half lines.
AV CODE INSERTION AND CONTROLS
NVBIELCM [1:0], NTSC VBI Even Field Luma Comb
Mode, Address 0xEB [5:4]
This section describes the I2C-based controls that affect
These bits control the first combed line after VBI on NTSC
even field (luma comb).
01 (default)—SMPTE170-/ITU-R BT.470-compliant; blank
Lines 1 to 20, 264 to 282; comb half lines.
PVBIOLCM [1:0], PAL VBI Odd Field Luma Comb Mode,
Address 0xEB [3:2]
These bits control the first combed line after VBI on PAL odd
field (luma comb).
01 (default)—ITU-R BT.470-compliant; blank Lines 624 to 22,
311 to 335; comb half lines.
•
Insertion of AV codes into the data stream
•
Data blanking during the vertical blanking interval (VBI)
•
The range of data values permitted in the output data stream
•
The relative delay of luma vs. chroma signals
Note that some of the decoded VBI data is inserted during the
horizontal blanking interval. See the Gemstar Data Recovery
section for more information.
BT656-4, ITU-R BT.656-4 Enable, Address 0x04 [7]
These bits control the first combed line after VBI on PAL even
field (luma comb).
Revisions 3 and 4 of the ITU-R BT.656 standard have different
positions for toggling the V bit within the SAV EAV codes for
NTSC. The BT656-4 bit allows the user to select an output
mode that is compliant with either the previous or new standard.
For more information, visit the International Telecommunication
Union’s website.
01 (default)—ITU-R BT.470-compliant; blank Lines 624 to 22,
311 to 335; comb half lines.
Note that the standard change affects only NTSC and has no
bearing on PAL.
NVBIOCCM [1:0], NTSC VBI Odd Field Chroma Comb
Mode, Address 0xEC [7:6]
0 (default)—The ITU-R BT.656-3 specification is used. The
V bit goes low at EAV of Lines 10 and 273.
These bits control the first combed line after VBI on NTSC odd
field (chroma comb).
1—The ITU-R BT.656-4 specification is used. The V bit goes
low at EAV of Lines 20 and 283.
01 (default)—SMPTE170-/ITU-R BT.470-compliant; no color
on Lines 1 to 20, 264 to 282; chroma present on half lines.
SD_DUP_AV, Duplicate AV Codes, Address 0x03 [0]
PVBIELCM [1:0], PAL VBI Even Field Luma Comb Mode,
Address 0xEB [1:0]
NVBIECCM [1:0], NTSC VBI Even Field Chroma Comb
Mode, Address 0xEC [5:4]
Depending on the output interface width, it may be necessary to
duplicate the AV codes from the luma path into the chroma path.
These bits control the first combed line after VBI on NTSC
even field (chroma comb).
In an 8-/10-bit-wide output interface (Cb/Y/Cr/Y interleaved
data), the AV codes are defined as FF/00/00/AV, with AV being
the transmitted word that contains information about H/V/F.
01 (default)—SMPTE170-/ITU-R BT.470-compliant; no color
on Lines 1 to 20, 264 to 282; chroma present on half lines.
In this output interface mode, the following assignment takes
place: Cb = FF, Y = 00, Cr = 00, and Y = AV.
Rev. A | Page 43 of 112
ADV7188
In a 16-/20-bit output interface where Y and Cr/Cb are delivered
via separate data buses, the AV code is over the whole 16/20 bits.
The SD_DUP_AV bit allows the user to replicate the AV codes
on both buses; therefore, the full AV sequence can be found on
the Y data bus and on the Cr/Cb data bus (see Figure 25).
Refer to the BL_C_VBI, Blank Chroma During VBI,
Address 0x04 [2] section for information on the chroma path.
0 (default)—The AV codes are in single fashion (to suit 8-/10-bit
interleaved data output).
BL_C_VBI, Blank Chroma During VBI, Address 0x04 [2]
0 (default)—All video lines are filtered and scaled.
1—Only the active video region is filtered and scaled.
Setting BL_C_VBI high, blanks the Cr and Cb values of all
VBI lines. This is done to prevent data that arrives during VBI
from being decoded as color and output through Cr and Cb. As
a result, it is possible to send VBI lines into the decoder, and
then output them undistorted through an encoder. Without this
blanking, any incorrectly decoded color would be encoded by
the video encoder and therefore the VBI lines would be distorted.
1—The AV codes are duplicated (for 16-/20-bit interfaces).
VBI_EN, Vertical Blanking Interval Data Enable,
Address 0x03 [7]
The VBI enable bit allows data such as intercast and closed
caption data to be passed through the luma channel of the
decoder with a minimal amount of filtering. All data for Line 1
to Line 21 is passed through and available at the output port.
0—Decodes and outputs color during VBI.
1 (default)—Blanks Cr and Cb values during VBI.
The ADV7188 does not blank the luma data, but automatically
switches all filters along the luma data path into their widest
bandwidth. For active video, the filter settings for YSH and YPK
are restored.
SD_DUP_AV = 1
SD_DUP_AV = 0
FF
00
00
16-/20-BIT INTERFACE
AV
Y
00
AV
8-/10-BIT INTERFACE
Y
Cb/Y/Cr/Y
INTERLEAVED
Cr/Cb DATA BUS
FF
00
00
AV
Cb
FF
00
FF
00
00
AV
Cb
AV CODE SECTION
AV CODE SECTION
AV CODE SECTION
Figure 25. AV Code Duplication Control
Rev. A | Page 44 of 112
Cb
05478-025
16-/20-BIT INTERFACE
Y DATA BUS
ADV7188
RANGE, Range Selection, Address 0x04 [0]
CTA [2:0], Chroma Timing Adjust, Address 0x27 [5:3]
AV codes (as per ITU-R BT.656, formerly known as CCIR 656)
consist of a fixed header made up of 0xFF and 0x00 values.
These two values are reserved and therefore are not to be used
for active video. Additionally, the ITU specifies that the nominal
range for video should be restricted to values between 16 and
235 for luma and between 16 and 240 for chroma.
These bits allow the user to specify a timing difference between
chroma and luma samples. This may be used to compensate for
external filter group delay differences in the luma vs. chroma path
and to allow a different number of pipeline delays while processing
the video downstream. Review this functionality together with
that of the LTA [1:0] bits.
The RANGE bit allows the user to limit the range of values
output by the ADV7188 to the recommended value range. This
ensures that the reserved values of 255d (0xFF) and 00d (0x00)
are not presented on the output pins unless they are part of an
AV code header.
The chroma can be delayed or advanced only in chroma pixel
steps. One chroma pixel step is equal to two luma pixels. The
programmable delay occurs after demodulation, when no delay
by luma pixel steps are allowed.
Table 58. RANGE Function
•
•
•
RANGE
0
1 (default)
16 ≤ Y ≤ 235
1 ≤ Y ≤ 254
Description
16 ≤ C ≤ 240
1 ≤ C ≤ 254
For manual programming, use the following defaults:
CVBS input CTA [2:0] = 011
Y/C input CTA [2:0] = 101
YPrPb input CTA [2:0] = 110
Table 60. CTA Function
AUTO_PDC_EN, Automatic Programmed Delay Control,
Address 0x27 [6]
Enabling AUTO_PDC_EN activates a function within the
ADV7188 that automatically programs LTA [1:0] and CTA [2:0]
to have the chroma and luma data match delays for all modes of
operation.
0—The ADV7188 uses the LTA [1:0] and CTA [2:0] values for
delaying luma and chroma samples. Refer to the LTA [1:0],
Luma Timing Adjust, Address 0x27 [1:0] and the CTA [2:0],
Chroma Timing Adjust, Address 0x27 [5:3] sections.
CTA [2:0]
000
001
010
011 (default)
100
101
110
111
Description
Not used
Chroma plus two chroma pixels (early)
Chroma plus one chroma pixel (early)
No delay
Chroma minus one chroma pixel (delayed)
Chroma minus two chroma pixels (delayed)
Chroma minus three chroma pixels (delayed)
Not used
SYNCHRONIZATION OUTPUT SIGNALS
1 (default)—The ADV7188 automatically programs the LTA
and CTA values to have luma and chroma aligned at the output.
Manual registers LTA [1:0] and CTA [2:0] are not used.
HS Configuration
LTA [1:0], Luma Timing Adjust, Address 0x27 [1:0]
•
•
•
These bits allow the user to specify a timing difference between
chroma and luma samples.
Note that there is a certain functionality overlap with the CTA [2:0]
bits. For manual programming, use the following defaults:
•
CVBS input LTA [1:0] = 00
•
Y/C input LTA [1:0] = 01
•
YPrPb input LTA [1:0] = 01
The following controls allow the user to configure the behavior
of the HS output pin only:
HSB [10:0]: sets beginning of HS signal
HSE [10:0]: sets end of HS signal
PHS: sets polarity of HS
The HS begin (HSB) and HS end (HSE) bits allow the user to
position the HS output pin anywhere within the video line.
The values in HSB [10:0] and HSE [10:0] are measured in pixel
units from the falling edge of HS. Using both values, the user
can program both the position and length of the HS output signal.
HSB [10:0], HS Begin, Address 0x34 [6:4], Address 0x35 [7:0]
Table 59. LTA [1:0] Function
LTA [1:0]
00 (default)
01
10
11
Description
No delay
Luma 1 clock (37 ns) delayed
Luma 2 clock (74 ns) early
Luma 1 clock (37 ns) early
The position of this edge is controlled by placing a binary
number into HSB [10:0]. The number applied offsets the edge
with respect to an internal counter that is reset to 0 immediately
after EAV Code FF, 00, 00, XY (see Figure 26). HSB [10:0] is set
to 00000000010, which is two LLC1 clock cycles from Count [0].
The default value of HSB [10:0] is 0x002, indicating that the HS
pulse starts two pixels after the falling edge of HS.
Rev. A | Page 45 of 112
ADV7188
Table 61. HS Timing Parameters (see Figure 26)
Standard
NTSC
NTSC Square
Pixel
PAL
HS Begin Adjust
(HSB [10:0]) (Default)
00000000010
00000000010
HS End Adjust
(HSE [10:0]) (Default)
00000000000
00000000000
Characteristics
HS to Active Video
(LLC1 Clock Cycles)
(C in Figure 26) (Default)
272
276
00000000010
00000000000
284
Active Video
Samples/Line
(D in Figure 26)
720Y + 720C = 1440
640Y + 640C = 1280
Total LLC1
Clock Cycles
(E in Figure 26)
1716
1560
720Y + 720C = 1440
1728
Cb
Y
LLC1
PIXEL
BUS
Cr
Y
FF
ACTIVE
VIDEO
00
00
XY
80
10
80
10
EAV
80
10
FF
00
H BLANK
00
XY
Y
SAV
Cr
Y
Cb
Cr
ACTIVE VIDEO
HS
HSB[10:0]
C
D
D
E
E
05478-026
HSE[10:0]
4 LLC1
Figure 26. HS Timing
HSE [10:0] HS End, Address 0x34 [2:0], Address 0x36 [7:0]
VS and FIELD Configuration
The position of this edge is controlled by placing a binary
number into HSE [10:0]. The number applied offsets the edge
with respect to an internal counter that is reset to 0 immediately
after EAV Code FF, 00, 00, XY (see Figure 26). HSE is set to
00000000000, which is 0 LLC1 clock cycles from Count [0].
The following controls allow the user to configure the behavior
of the VS and FIELD output pins and to generate the following
embedded AV codes:
•
ADV encoder-compatible signals via NEWAVMODE
•
PVS, PF
•
HVSTIM
For example,
•
VSBHO, VSBHE
1.
•
VSEHO, VSEHE
•
For NTSC control
The default value of HSE [10:0] is 000, indicating that the HS
pulse ends 0 pixels after the falling edge of HS.
2.
To shift the HS toward active video by 20 LLC1s, add
20 LLC1s to both HSB and HSE, that is, HSB [10:0] =
[00000010110] and HSE [10:0] = [00000010100].
To shift the HS away from active video by 20 LLC1s, add
1696 LLC1s to both HSB and HSE (for NTSC), that is, HSB
[10:0] = [11010100010] and HSE [10:0] = [11010100000].
The number 1696 is derived from the NTSC total number
of pixels = 1716.
To move 20 LLC1s away from active video is equal to subtracting
20 from 1716 and adding the result in binary to both HSB [10:0]
and HSE [10:0].
PHS Polarity HS, Address 0x37 [7]
The polarity of the HS pin can be inverted using the PHS bit.
•
NVBEGDELO, NVBEGDELE, NVBEGSIGN, NVBEG [4:0]
•
NVENDDELO, NVENDDELE, NVENDSIGN, NVEND [4:0]
•
NFTOGDELO, NFTOGDELE, NFTOGSIGN, NFTOG [4:0]
•
For PAL control
•
PVBEGDELO, PVBEGDELE, PVBEGSIGN, PVBEG [4:0]
•
PVENDDELO, PVENDDELE, PVENDSIGN, PVEND [4:0]
•
PFTOGDELO, PFTOGDELE, PFTOGSIGN, PFTOG [4:0]
0 (default)—HS is active high.
1—HS is active low.
Rev. A | Page 46 of 112
ADV7188
0—The VS pin goes high at the middle of a line of video
(even field).
NEWAVMODE, New AV Mode, Address 0x31 [4]
0—EAV/SAV codes are generated to suit Analog Devices
encoders. No adjustments are possible.
1 (default)—Enables the manual position of VS/FIELD and AV
codes using Register 0x32, Register 0x33, and Register 0xE5 to
Register 0xEA. Default register settings are CCIR 656 compliant;
see Figure 27 for NTSC and Figure 32 for PAL. For
recommended manual user settings, see Table 62 and Figure 28
for NTSC and Table 63 and Figure 33 for PAL.
HVSTIM, Horizontal VS Timing, Address 0x31 [3]
The HVSTIM bit allows the user to select where the VS signal is
asserted within a line of video. Some interface circuitry may
require VS to go low while HS is low.
0 (default)—The start of the line is relative to HSE.
1 (default)—The VS pin changes state at the start of a line
(even field).
VSEHO VS, End Horizontal Position Odd, Address 0x33 [7]
This bit selects the position within a line at which the VS pin
(not the bit in the AV code) becomes inactive. Some follow-on
chips require the VS pin to change state only when HS is
high or low.
0—The VS pin goes low (inactive) at the middle of a line of
video (odd field).
1 (default)—The VS pin changes state at the start of a line
(odd field).
VSEHE, VS End Horizontal Position Even, Address 0x33 [6]
1—The start of the line is relative to HSB.
VSBHO, VS Begin Horizontal Position Odd,
Address 0x32 [7]
This bit selects the position within a line at which the VS pin
(not the bit in the AV code) becomes active. Some follow-on
chips require the VS pin to change state only when HS is
high or low.
0 (default)—The VS pin goes high at the middle of a line of
video (odd field).
This bit selects the position within a line at which the VS pin
(not the bit in the AV code) becomes inactive. Some follow-on
chips require the VS pin to change state only when HS is
high or low.
0 (default)—The VS pin goes low (inactive) at the middle of a
line of video (even field).
1—The VS pin changes state at the start of a line (even field).
PVS, Polarity VS, Address 0x37 [5]
1—The VS pin changes state at the start of a line (odd field).
The polarity of the VS pin can be inverted using the PVS bit.
0 (default)—VS is active high.
VSBHE, VS Begin Horizontal Position Even,
Address 0x32 [6]
1—VS is active low.
This bit selects the position within a line at which the VS pin
(not the bit in the AV code) becomes active. Some follow-on
chips require the VS pin to change state only when HS is
high or low.
PF, Polarity FIELD, Address 0x37 [3]
The polarity of the FIELD pin can be inverted using the PF bit.
0 (default)—FIELD is active high.
1—FIELD is active low.
Table 62. Recommended User Settings for NTSC (See Figure 28)
Register
0x31
0x32
0x33
0x34
0x35
0x36
0x37
0xE5
0xE6
0xE7
Register Name
Vsync Field Control 1
Vsync Field Control 2
Vsync Field Control 3
Hsync Position 1
Hsync Position 2
Hsync Position 3
Polarity
NTSV V bit begin
NTSC V bit end
NTSC F bit toggle
Rev. A | Page 47 of 112
Write
0x1A
0x81
0x84
0x00
0x00
0x7D
0xA1
0x41
0x84
0x06
ADV7188
FIELD 1
525
1
2
3
4
5
6
7
8
9
10
11
12
13
19
20
21
22
OUTPUT
VIDEO
H
V
NVBEG[4:0] = 0x5
NVEND[4:0] = 0x4
*BT.656-4
REG 0x04, BIT 7 = 1
F
NFTOG[4:0] = 0x3
FIELD 2
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
283
284
285
OUTPUT
VIDEO
H
V
NVBEG[4:0] = 0x5
*BT.656-4
REG 0x04, BIT 7 = 1
NVEND[4:0] = 0x4
F
05478-027
NFTOG[4:0] = 0x3
*APPLIES IF NEMAVMODE = 0:
MUST BE MANUALLY SHIFTED IF NEWAVMODE = 1.
Figure 27. NTSC Default (ITU-R BT.656), the Polarities of HS, VS, and FIELD are Embedded in the Data
FIELD 1
525
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
21
22
OUTPUT
VIDEO
HS
OUTPUT
VS
OUTPUT
FIELD
OUTPUT
NVBEG[4:0] =0x0
NVEND[4:0] = 0x3
NFTOG[4:0] = 0x5
FIELD 2
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
284
285
OUTPUT
VIDEO
HS
OUTPUT
VS
OUTPUT
NVEND[4:0] = 0x3
FIELD
OUTPUT
NFTOG[4:0] = 0x5
Figure 28. NTSC Typical VS/FIELD Positions Using Register Writes in Table 62
Rev. A | Page 48 of 112
05478-028
NVBEG[4:0] = 0x0
ADV7188
NVBEGSIGN
ADVANCE BEGIN OF
VSYNC BY NVBEG[4:0]
1
0
NVENDSIGN
ADVANCE END OF
VSYNC BY NVEND[4:0]
DELAY BEGIN OF
VSYNC BY NVBEG[4:0]
0
DELAY END OF VSYNC
BY NVEND[4:0]
NOT VALID FOR USER
PROGRAMMING
NOT VALID FOR USER
PROGRAMMING
ODD FIELD?
ODD FIELD?
NO
YES
NO
NVBEGDELO
NVBEGDELE
NVENDDELO
NVENDDELE
1
1
ADDITIONAL
DELAY BY
1 LINE
ADDITIONAL
DELAY BY
1 LINE
ADDITIONAL
DELAY BY
1 LINE
ADDITIONAL
DELAY BY
1 LINE
VSBHO
VSBHE
VSEHO
VSEHE
1
1
ADVANCE BY
0.5 LINE
ADVANCE BY
0.5 LINE
1
1
0
0
0
0
ADVANCE BY
0.5 LINE
VSYNC BEGIN
05478-029
YES
0
0
0
0
1
1
ADVANCE BY
0.5 LINE
VSYNC END
05478-030
1
Figure 30. NTSC Vsync End
Figure 29. NTSC Vsync Begin
NVBEGDELO, NTSC Vsync Begin Delay on Odd Field,
Address 0xE5 [7]
NVENDDELO, NTSC Vsync End Delay on Odd Field,
Address 0xE6 [7]
0 (default)—No delay.
0 (default)—No delay.
1—Delays vsync going high on an odd field by a line relative
to NVBEG.
1—Delays vsync from going low on an odd field by a line
relative to NVEND.
NVBEGDELE, NTSC Vsync Begin Delay on Even Field,
Address 0xE5 [6]
NVENDDELE, NTSC Vsync End Delay on Even Field,
Address 0xE6 [6]
0 (default)—No delay.
0 (default)—No delay.
1—Delays vsync going high on an even field by a line relative
to NVBEG.
1—Delays vsync from going low on an even field by a line
relative to NVEND.
NVBEGSIGN, NTSC Vsync Begin Sign, Address 0xE5 [5]
NVENDSIGN, NTSC Vsync End Sign, Address 0xE6 [5]
0—Delays the start of vsync. Set for user manual programming.
0 (default)—Delays the end of vsync. Set for user manual
programming.
1 (default)—Advances the start of vsync. Not recommended for
user programming.
NVBEG [4:0], NTSC Vsync Begin, Address 0xE5 [4:0]
The default value of NVBEG is 00101, indicating the NTSC
vsync begin position. For all NTSC/PAL vsync timing controls,
both the V bit in the AV code and the vsync on the VS pin are
modified.
1—Advances the end of vsync. Not recommended for user
programming.
NVEND [4:0], NTSC Vsync End, Address 0xE6 [4:0]
The default value of NVEND is 00100, indicating the NTSC
vsync end position.
Rev. A | Page 49 of 112
ADV7188
For all NTSC/PAL vsync timing controls, both the V bit in the
AV code and the vsync on the VS pin are modified.
NFTOGDELO, NTSC Field Toggle Delay on Odd Field,
Address 0xE7 [7]
0 (default)—No delay.
NFTOGSIGN, NTSC Field Toggle Sign, Address 0xE7 [5]
0—Delays the field transition. Set for manual programming.
1 (default)—Advances the field transition. Not recommended
for user programming.
NFTOG [4:0], NTSC Field Toggle, Address 0xE7 [4:0]
1—Delays the field toggle/transition on an odd field by a line
relative to NFTOG.
NFTOGDELE, NTSC Field Toggle Delay on Even Field,
Address 0xE7 [6]
The default value of NFTOG is 00011, indicating the NTSC
field toggle position.
0—No delay.
For all NTSC/PAL field timing controls, both the F bit in the
AV code and the field signal on the FIELD/DE pin are
modified.
1 (default)—Delays the field toggle/transition on an even field
by a line relative to NFTOG.
PVBEGDELO, PAL Vsync Begin Delay on Odd Field,
Address 0xE8 [7]
0 (default)—No delay.
1
NFTOGSIGN
ADVANCE TOGGLE OF
FIELD BY NFTOG[4:0]
0
1—Delays vsync going high on an odd field by a line relative to
PVBEG.
DELAY TOGGLE OF
FIELD BY NFTOG[4:0]
PVBEGDELE, PAL Vsync Begin Delay on Even Field,
Address 0xE8 [6]
NOT VALID FOR USER
PROGRAMMING
0 (default)—No delay.
ODD FIELD?
YES
NO
NFTOGDELO
NFTOGDELE
1
0
0
ADDITIONAL
DELAY BY
1 LINE
1 (default)—Delays vsync going high on an even field by a line
relative to PVBEG.
PVBEGSIGN, PAL Vsync Begin Sign, Address 0xE8 [5]
0—Delays the beginning of vsync. Set for user manual
programming.
1
ADDITIONAL
DELAY BY
1 LINE
1 (default)—Advances the beginning of vsync. Not
recommended for user programming.
FIELD
TOGGLE
05478-031
PVBEG [4:0], PAL Vsync Begin, Address 0xE8 [4:0]
The default value of PVBEG is 00101, indicating the PAL vsync
begin position.
Figure 31. NTSC Field Toggle
For all NTSC/PAL vsync timing controls, both the V bit in the
AV code and the vsync on the VS pin are modified.
Table 63. Recommended User Settings for PAL (see Figure 33)
Register
0x31
0x32
0x33
0x34
0x35
0x36
0x37
0xE8
0xE9
0xEA
Register Name
Vsync Field Control 1
Vsync Field Control 2
Vsync Field Control 3
Hsync Position 1
Hsync Position 2
Hsync Position 3
Polarity
PAL V bit begin
PAL V bit end
PAL F bit toggle
Rev. A | Page 50 of 112
Write
0x1A
0x81
0x84
0x00
0x00
0x7D
0xA1
0x41
0x84
0x06
ADV7188
FIELD 1
622
623
624
625
1
2
3
4
5
6
7
8
9
10
22
23
24
OUTPUT
VIDEO
H
V
PVBEG[4:0] = 0x5
PVEND[4:0] = 0x4
F
PFTOG[4:0] = 0x3
FIELD 2
310
311
312
313
314
315
316
317
318
319
320
321
322
335
336
337
OUTPUT
VIDEO
H
V
PVBEG[4:0] = 0x5
PVEND[4:0] = 0x4
05478-032
F
PFTOG[4:0] = 0x3
Figure 32. PAL Default (ITU-R BT.656), the Polarities of HS, VS, and FIELD are Embedded in the Data
FIELD 1
622
623
624
625
1
2
3
4
5
6
7
8
9
10
11
23
24
OUTPUT
VIDEO
HS
OUTPUT
VS
OUTPUT
PVBEG[4:0] = 0x1
FIELD
OUTPUT
PVEND[4:0] = 0x4
PFTOG[4:0] = 0x6
FIELD 2
310
311
312
313
314
315
316
317
318
319
320
321
322
323
336
337
OUTPUT
VIDEO
HS
OUTPUT
VS
OUTPUT
PVEND[4:0] = 0x4
PFTOG[4:0] = 0x6
Figure 33. PAL Typical VS/FIELD Positions Using Register Writes in Table 63
Rev. A | Page 51 of 112
05478-033
PVBEG[4:0] = 0x1
FIELD
OUTPUT
ADV7188
PVBEGSIGN
ADVANCE BEGIN OF
VSYNC BY PVBEG[4:0]
0
1
DELAY BEGIN OF
VSYNC BY PVBEG[4:0]
PVENDSIGN
ADVANCE END OF
VSYNC BY PVEND[4:0]
NOT VALID FOR USER
PROGRAMMING
0
DELAY END OF VSYNC
BY PVEND[4:0]
NOT VALID FOR USER
PROGRAMMING
ODD FIELD?
ODD FIELD?
NO
YES
NO
PVBEGDELO
PVBEGDELE
PVENDDELO
PVENDDELE
1
1
ADDITIONAL
DELAY BY
1 LINE
ADDITIONAL
DELAY BY
1 LINE
ADDITIONAL
DELAY BY
1 LINE
ADDITIONAL
DELAY BY
1 LINE
VSBHO
VSBHE
VSEHO
VSEHE
1
1
ADVANCE BY
0.5 LINE
ADVANCE BY
0.5 LINE
1
1
0
0
0
0
ADVANCE BY
0.5 LINE
VSYNC BEGIN
05478-034
YES
0
0
0
0
1
1
ADVANCE BY
0.5 LINE
VSYNC END
Figure 34. PAL Vsync Begin
05478-035
1
Figure 35. PAL Vsync End
PVENDDELO, PAL Vsync End Delay on Odd Field,
Address 0xE9 [7]
PVEND [4:0], PAL Vsync End, Address 0xE9 [4:0]
0 (default)—No delay.
The default value of PVEND is 10100, indicating the PAL vsync
end position.
1—Delays vsync going low on an odd field by a line relative
to PVEND.
For all NTSC/PAL vsync timing controls, both the V bit in the
AV code and the vsync on the VS pin are modified.
PVENDDELE, PAL Vsync End Delay on Even Field,
Address 0xE9 [6]
PFTOGDELO, PAL Field Toggle Delay on Odd Field,
Address 0xEA [7]
0 (default)—No delay.
0 (default)—No delay.
1—Delays vsync going low on an even field by a line relative
to PVEND.
1—Delays the F toggle/transition on an odd field by a line
relative to PFTOG.
PVENDSIGN, PAL Vsync End Sign, Address 0xE9 [5]
PFTOGDELE, PAL Field Toggle Delay on Even Field,
Address 0xEA [6]
0 (default)—Delays the end of vsync. Set for user manual
programming.
1—Advances the end of vsync. Not recommended for user
programming.
0 (default)—No delay.
1 (default)—Delays the F toggle/transition on an even field by a
line relative to PFTOG.
Rev. A | Page 52 of 112
ADV7188
PFTOGSIGN, PAL Field Toggle Sign, Address 0xEA [5]
ENVSPROC, Enable Vsync Processor, Address 0x01 [3]
0—Delays the field transition. Set for manual programming.
This block provides extra filtering of the detected vsyncs to
improve vertical lock.
1 (default)—Advances the field transition. Not recommended
for user programming.
0—Disables the vsync processor.
PFTOG, PAL Field Toggle, Address 0xEA [4:0]
1 (default)—Enables the vsync processor.
The default value of PFTOG is 00011, indicating the PAL field
toggle position.
VBI DATA DECODE
For all NTSC/PAL field timing controls, the F bit in the AV code
and the field signal on the FIELD/DE pin are modified.
1
PFTOGSIGN
ADVANCE TOGGLE OF
FIELD BY PTOG[4:0]
The VDP can slice both low bandwidth standards and high
bandwidth standards, such as teletext. VBI System 2 can slice
low data rate VBI standards only.
0
DELAY TOGGLE OF
FIELD BY PFTOG[4:0]
The VDP is capable of slicing multiple VBI data standards on
SD video. It decodes the VBI data on the incoming CVBS and
Y/C or YUV data. The decoded results are available as ancillary
data in the output 656 data stream. For low data rate VBI standards
such as CC/WSS/CGMS, the user can read the decoded data
bytes from I2C registers. The VBI data standards that can be
decoded by the VDP are shown in Table 64 and Table 65.
NOT VALID FOR USER
PROGRAMMING
ODD FIELD?
YES
NO
PFTOGDELO
PFTOGDELE
0
0
ADDITIONAL
DELAY BY
1 LINE
Table 64. PAL
Feature
Teletext System A or C or D
Teletext System B/WST
VPS (Video Programming System)
VITC (Vertical Interval Time Codes)
WSS (Wide-Screen Signaling)
CC (Closed Captioning)
1
ADDITIONAL
DELAY BY
1 LINE
FIELD
TOGGLE
05478-036
1
SYNC PROCESSING
The ADV7188 has two additional sync processing blocks that
postprocess the raw synchronization information extracted
from the digitized input video. If desired, the blocks can be
disabled via the following two I2C bits.
ENHSPLL, Enable Hsync Processor, Address 0x01 [6]
The hsync processor is designed to filter incoming hsyncs that
have been corrupted by noise; therefore, it improves the performance of the ADV7188 for video signals with stable time
bases but poor SNR.
1 (default)—Enables the hsync processor.
Standard
ITU-R BT.653
ITU-R BT.653
ETSI EN 300 231 V1.3.1
–
BT.1119-1/ETSI EN 300 294
–
Table 65. NTSC
Figure 36. PAL F Toggle
0—Disables the hsync processor.
There are two VBI data slicers on the ADV7188. The first is
called the VBI data processor (VDP), and the second is called
the VBI System 2.
Feature
Teletext System B and D
Teletext System C/NABTS
VITC (Vertical Interval Time Codes)
CGMS (Copy Generation
Management System)
Gemstar
CC (Closed Captioning)
Standard
ITU-R BT.653
ITU-R BT.653/EIA-516
–
EIA-J CPR-1204/IEC 61880
–
EIA-608
The VBI data standard that the VDP decodes on a particular
line of incoming video has been set by default, as described in
Table 66. This can be overridden manually, and any VBI data
can be decoded on any line. The details of manual programming are described in Table 67 and Table 68.
VDP Default Configuration
The VDP can decode different VBI data standards on a line-toline basis. The various standards supported by default on different
lines of VBI are explained in Table 66.
Rev. A | Page 53 of 112
ADV7188
VDP Manual Configuration
MAN_LINE_PGM, Enable Manual Line Programming of
VBI Standards, Address 0x64 [7], User Sub Map
different types of VBI standards decoded by VBI_DATA_Px_Ny
are shown in Table 67. Note that the interpretation of its value
depends on whether the ADV7188 is in PAL or NTSC mode.
The user can configure the VDP to decode different standards on
a line-to-line basis through manual line programming. For this,
the user must set the MAN_LINE_PGM bit and write to the
VBI_DATA_Px_Ny line programming bits (see Register 0x64
to Register 0x77 of the user sub map).
Notes
•
Full field detection (lines other than VBI lines) of
any standard can also be enabled by writing into the
VBI_DATA_P24_N22 [3:0] and VBI_DATA_P337_N285 [3:0]
bits. Therefore, if VBI_DATA_P24_N22 [3:0] is programmed
with any teletext standard, then teletext is decoded from
the entire odd field. The corresponding bits for the even
field are VBI_DATA_P337_N285 [3:0].
•
In teletext system identification, VDP assumes that if teletext
is present in a video channel, all the teletext lines comply with
a single standard system. Therefore, the line programming
using VBI_DATA_Px_Ny registers identifies whether the
data in line is teletext; the actual standard is identified
by the VDP_TTXT_TYPE_MAN bit. To program the
VDP_TTXT_TYPE_MAN bit, the VDP_TTXT_TYPE_
MAN_ENABLE bit must be set to 1.
0 (default)—The VDP decodes default standards on lines as
shown in Table 66.
1—The VBI standards to be decoded are manually
programmed.
VBI_DATA_Px_Ny [3:0], VBI Standard to be Decoded on
Line x for PAL, Line y for NTSC, Addresses 0x64 to 0x77,
User Sub Map
These bits are related 4-bit clusters in Register 0x64 to Register 0x77
of the user sub map. The 4-bit line-programming registers, named
VBI_DATA_Px_Ny, identify the VBI data standard that would be
decoded on Line x in PAL mode or on Line y in NTSC mode. The
Table 66. Default Line Standards for PAL and NTSC
PAL—625/50
Line No.
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24 + full
odd field
Default VBI
Data Decoded
WST
WST
WST
WST
WST
WST
WST
WST
WST
WST
VPS
–
–
VITC
WST
WST
CC
WSS
WST
Line No.
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337 + full
even field
NTSC—525/60
Default VBI
Data Decoded
VPS
WST
WST
WST
WST
WST
WST
WST
WST
WST
WST
VPS
–
–
VITC
WST
WST
CC
WST
Line No.
23
24
25
–
–
–
10
11
12
13
14
15
16
17
18
19
20
21
22 + full
odd field
WST
Default VBI
Data Decoded
Gemstar 1×
Gemstar 1×
Gemstar 1×
–
–
–
NABTS
NABTS
NABTS
NABTS
VITC
NABTS
VITC
NABTS
NABTS
NABTS
CGMS
CC
NABTS
Line No.
–
286
287
288
–
–
272
273
274
275
276
277
278
279
280
281
282
283
284
285 + full
even field
Rev. A | Page 54 of 112
Default VBI
Data Decoded
–
Gemstar 1×
Gemstar 1×
Gemstar 1×
–
–
NABTS
NABTS
NABTS
NABTS
NABTS
VITC
NABTS
VITC
NABTS
NABTS
NABTS
CGMS
CC
NABTS
ADV7188
Table 67. VBI Data Standards for Manual Configuration
VBI_DATA_Px_Ny
0000
0001
0010
0011
0100
0101
0110
0111
1000 to 1111
PAL—625/50
Disable VDP
Teletext system identified by VDP_TTXT_TYPE
VPS—ETSI EN 300 231 V 1.3.1
VITC
WSS ITU-R BT.1119-1/ETSI.EN.300294
Reserved
Reserved
CC
Reserved
NTSC—525/60
Disable VDP
Teletext system identified by VDP_TTXT_TYPE
Reserved
VITC
CGMS EIA-J CPR-1204/IEC 61880
Gemstar 1×
Gemstar 2×
CC EIA-608
Reserved
Table 68. VBI Data Standards to be Decoded on Line Px (PAL) or Line Ny (NTSC)
Signal Name
VBI_DATA_P6_N23
VBI_DATA_P7_N24
VBI_DATA_P8_N25
VBI_DATA_P9
VBI_DATA_P10
VBI_DATA_P11
VBI_DATA_P12_N10
VBI_DATA_P13_N11
VBI_DATA_P14_N12
VBI_DATA_P15_N13
VBI_DATA_P16_N14
VBI_DATA_P17_N15
VBI_DATA_P18_N16
VBI_DATA_P19_N17
VBI_DATA_P20_N18
VBI_DATA_P21_N19
VBI_DATA_P22_N20
VBI_DATA_P23_N21
VBI_DATA_P24_N22
VBI_DATA_P318
VBI_DATA_P319_N286
VBI_DATA_P320_N287
VBI_DATA_P321_N288
VBI_DATA_P322
VBI_DATA_P323
VBI_DATA_P324_N272
VBI_DATA_P325_N273
VBI_DATA_P326_N274
VBI_DATA_P327_N275
VBI_DATA_P328_N276
VBI_DATA_P329_N277
VBI_DATA_P330_N278
VBI_DATA_P331_N279
VBI_DATA_P332_N280
VBI_DATA_P333_N281
VBI_DATA_P334_N282
VBI_DATA_P335_N283
VBI_DATA_P336_N284
VBI_DATA_P337_N285
Register Location
VDP_LINE_00F [7:4]
VDP_LINE_010 [7:4]
VDP_LINE_011 [7:4]
VDP_LINE_012 [7:4]
VDP_LINE_013 [7:4]
VDP_LINE_014 [7:4]
VDP_LINE_015 [7:4]
VDP_LINE_016 [7:4]
VDP_LINE_017 [7:4]
VDP_LINE_018 [7:4]
VDP_LINE_019 [7:4]
VDP_LINE_01A [7:4]
VDP_LINE_01B [7:4]
VDP_LINE_01C [7:4]
VDP_LINE_01D [7:4]
VDP_LINE_01E [7:4]
VDP_LINE_01F [7:4]
VDP_LINE_020 [7:4]
VDP_LINE_021 [7:4]
VDP_LINE_00E [3:0]
VDP_LINE_00F [3:0]
VDP_LINE_010 [3:0]
VDP_LINE_011 [3:0]
VDP_LINE_012 [3:0]
VDP_LINE_013 [3:0]
VDP_LINE_014 [3:0]
VDP_LINE_015 [3:0]
VDP_LINE_016 [3:0]
VDP_LINE_017 [3:0]
VDP_LINE_018 [3:0]
VDP_LINE_019 [3:0]
VDP_LINE_01A [3:0]
VDP_LINE_01B [3:0]
VDP_LINE_01C [3:0]
VDP_LINE_01D [3:0]
VDP_LINE_01E [3:0]
VDP_LINE_01F [3:0]
VDP_LINE_020 [3:0]
VDP_LINE_021 [3:0]
Rev. A | Page 55 of 112
Dec
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
Address
Hex
0x65
0x66
0x67
0x68
0x69
0x6A
0x6B
0x6C
0x6D
0x6E
0x6F
0x70
0x71
0x72
0x73
0x74
0x75
0x76
0x77
0x64
0x65
0x66
0x67
0x68
0x69
0x6A
0x6B
0x6C
0x6D
0x6E
0x6F
0x70
0x71
0x72
0x73
0x74
0x75
0x76
0x77
ADV7188
VDP_TTXT_TYPE_MAN_ENABLE, Enable Manual
Selection of Teletext Type, Address 0x60 [2], User Sub Map
ADF_DID [4:0], User-Specified Data ID Word in
Ancillary Data, Address 0x62 [4:0], User Sub Map
0 (default)—Manual programming of the teletext type is
disabled.
These bits select the DID to be inserted into the ancillary data
stream with the data decoded by the VDP.
1—Manual programming of the teletext type is enabled.
The default value of ADF_DID [4:0] is 10101.
VDP_TTXT_TYPE_MAN [1:0], Specify the Teletext Type,
Address 0x60 [1:0], User Sub Map
ADF_SDID [5:0], User-Specified Secondary Data ID
Word in Ancillary Data, Address 0x63 [5:0], User Sub Map
These bits specify the teletext type to be decoded. These bits are
functional only if VDP_TTXT_TYPE_MAN_ENABLE is set to 1.
These bits select the SDID to be inserted in the ancillary data
stream with the data decoded by the VDP.
Table 69. VDP_TTXT_TYPE_MAN Function
The default value of ADF_SDID [5:0] is 101010.
VDP_TTXT_
TYPE_MAN [1:0]
00 (default)
01
10
11
Description
625/50 (PAL )
525/60 (NTSC)
Reserved
Teletext-ITU-R
BT.653-625/50-A
Teletext-ITU-R
Teletext-ITU-R BT.653BT.653-625/50-B
525/60-B
(WST)
Teletext-ITU-R
Teletext-ITU-R BT.653BT.653-625/50-C
525/60-C or EIA516
(NABTS)
Teletext-ITU-R
Teletext-ITU-R BT.653BT.653-625/50-D
525/60-D
VDP Ancillary Data Output
Reading the data back via I2C may not be feasible for VBI data
standards with high data rates (for example, teletext). An alternative
is to place the sliced data in a packet within the line blanking of the
digital output CCIR 656 stream. This is available for all standards
sliced by the VDP module.
When data is sliced on a given line, the corresponding ancillary
data packet is placed immediately after the next EAV code that
occurs at the output (that is, data sliced from multiple lines is not
buffered up and then emitted in a burst). Note that the line on
which the packet is placed differs from the line on which the
data was sliced due to the vertical delay through the comb filters.
The user can enable or disable the insertion of VDP-decoded results
into the 656 ancillary streams by using the ADF_ENABLE bit.
ADF_ENABLE, Enable Ancillary Data Output Through
656 Stream, Address 0x62 [7], User Sub Map
DUPLICATE_ADF, Enable Duplication/Spreading of
Ancillary Data over Y and C Buses, Address 0x63 [7],
User Sub Map
This bit determines whether the ancillary data is duplicated
over both the Y and C buses or if the data packets are spread
between the two channels.
0 (default)—The ancillary data packet is spread across the Y and
C data streams.
1—The ancillary data packet is duplicated on the Y and C
data streams.
ADF_MODE [1:0], Determine the Ancillary Data Output
Mode, Address 0x62 [6:5], User Sub Map
These bits determine if the ancillary data output mode is in byte
mode or nibble mode.
Table 70. ADF_MODE [1:0]
ADF_MODE [1:0]
00 (default)
01
10
11
Description
Nibble mode
Byte mode, no code restrictions
Byte mode, but 0x00 and 0xFF are prevented
(0x00 replaced by 0x01, 0xFF replaced by 0xFE)
Reserved
The ancillary data packet sequence is explained in Table 71 and
Table 72. The nibble output mode is the default mode of output
from the ancillary stream when ancillary stream output is enabled.
This format complies with ITU-R BT.1364.
Some definitions of the abbreviations used in Table 71 and
Table 72 are as follows:
0 (default)—Disables insertion of VBI decoded data into an
ancillary 656 stream.
1—Enables insertion of VBI decoded data into an ancillary
656 stream.
The user can select the data identification word (DID) and the
secondary data identification word (SDID) by programming the
ADF_DID [4:0] and ADF_SDID [5:0] bits, respectively, as
explained in the following sections.
•
EP. Even parity for Bits B8 to B2. This means that Parity
Bit EP is set so that an even number of 1s are in Bits B8 to
B2, including the D8 parity bit.
•
CS. Checksum word. The CS word is used to increase the
integrity of the ancillary data packet from the DID, SDID,
and dc through user data-words (UDWs). It consists of 10
bits: a 9-bit calculated value and B9 as the inverse of B8.
Rev. A | Page 56 of 112
ADV7188
The checksum value of B8 to B0 is equal to the nine LSBs
of the sum of the nine LSBs of the DID, SDID, and dc, as
well as all UDWs in the packet. Prior to the start of the
checksum count cycle, all checksum and carry bits are
preset to 0. Any carry resulting from the checksum count
cycle is ignored.
numbering system of ITU-R BT.470, ranging from 1 to 625
in a 625-line system and from 1 to 263 in a 525-line system.
Note that the line on which the packet is output differs from
the line on which the VBI data was sliced due to the vertical
delay through the comb filters.
•
•
EP. The MSB, B9, is the inverse of EP. This ensures that
restricted Codes 0x00 and 0xFF do not occur.
•
Line_number [9:0]. The number of the line that immediately
precedes the ancillary data packet. This number is as per the
Data Count. The data count specifies the number of UDWs
in the ancillary stream for the standard. The total number
of user data-words is four times the data count. Padding
words can be introduced so that the total number of UDWs
is divisible by 4.
Table 71. Ancillary Data in Nibble Output Format
Byte
0
1
2
3
B9
0
1
1
EP
B8
0
1
1
EP
B7
0
1
1
0
B6
0
1
1
B5
0
1
1
B4
B3
0
0
1
1
1
1
I2C_DID6_2 [4:0]
4
EP
EP
5
EP
EP
6
EP
EP
padding [1:0]
7
EP
EP
0
Line_number [9:5]
8
EP
EP
Even_Field
Line_number [4:0]
9
EP
EP
0
0
10
EP
EP
0
11
EP
EP
0
12
EP
EP
13
EP
EP
14
EP
.
.
.
n−3
n−2
n−1
.
.
.
1
1
B8
B2
0
1
1
I2C_SDID7_2 [5:0]
0
DC [4:0]
VBI_DATA_STD [3:0]
B1
0
1
1
0
B0
0
1
1
0
Description
Ancillary data preamble.
0
0
0
0
DID (data identification
word).
SDID (secondary data
identification word).
Data count.
0
0
ID0 (User Data-Word 1).
0
0
ID1 (User Data-Word 2).
0
0
ID2 (User Data-Word 3).
0
0
ID3 (User Data-Word 4).
0
VDP_TTXT_TYPE
[1:0]
VBI_WORD_1 [7:4]
0
0
User Data-Word 5.
0
VBI_WORD_1 [3:0]
0
0
User Data-Word 6.
0
0
VBI_WORD_2 [7:4]
0
0
User Data-Word 7.
0
0
VBI_WORD_2 [3:0]
0
0
User Data-Word 8.
EP
0
0
VBI_WORD_3 [7:4]
0
0
User Data-Word 9.
.
.
.
0
0
.
.
.
0
0
.
.
.
0
0
.
.
.
0
0
0
.
.
.
0
0
0
Pad 0x200. These
padding words may not
be present depending
on ancillary data type.
User Data-Word XX.
0
0
.
.
.
0
0
Checksum
.
.
.
0
0
.
.
.
0
0
Rev. A | Page 57 of 112
.
.
.
0
0
CS (checksum word).
ADV7188
Table 72. Ancillary Data in Byte Output Format 1
Byte
0
1
2
3
B9
0
1
1
EP
B8
0
1
1
EP
4
EP
EP
5
EP
EP
0
6
EP
EP
padding [1:0]
7
EP
EP
0
8
EP
EP
Even_Field
9
EP
EP
0
10
11
12
13
14
.
.
.
n−3
n−2
n−1
1
.
.
.
1
1
B8
.
.
.
0
0
B7
0
1
1
0
B6
0
1
1
B5
0
1
1
B4
B3
0
0
1
1
1
1
I2C_DID6_2 [4:0]
B2
0
1
1
B1
0
1
1
0
B0
0
1
1
0
0
0
SDID.
0
0
Data count.
0
0
ID0 (User Data-Word 1).
Line_number [9:5]
0
0
ID1 (User Data-Word 2).
Line_number [4:0]
0
0
ID2 (User Data-Word 3).
0
0
0
ID3 (User Data-Word 4).
0
0
0
0
0
.
.
.
0
0
0
0
0
0
0
0
.
.
.
0
0
0
User Data-Word 5.
User Data-Word 6.
User Data-Word 7.
User Data-Word 8.
User Data-Word 9.
Pad 0x200. These padding
words may not be present
depending on ancillary data
type. User Data-Word XX.
I2C_SDID7_2 [5:0]
DC [4:0]
VBI_DATA_STD [3:0]
0
0
VBI_WORD_1 [7:0]
VBI_WORD_2 [7:0]
VBI_WORD_3 [7:0]
VBI_WORD_4 [7:0]
VBI_WORD_5 [7:0]
.
.
.
.
.
.
.
.
.
0
0
0
0
0
0
Checksum
.
.
.
0
0
VDP_TTXT_TYPE [1:0]
.
.
.
0
0
.
.
.
0
0
Description
Ancillary data preamble.
DID.
CS (checksum word).
This mode does not fully comply with ITU-R BT.1364.
Structure of VBI Words in Ancillary Data Stream
Example
Each VBI data standard has been split into a clock run-in (CRI),
a framing code (FC), and a number of data bytes (n). The data
packet in the ancillary stream includes only the FC and data
bytes. The VBI_WORD_X in the ancillary data stream has the
format described in Table 73.
For teletext (B-WST), the framing code byte is 11100100 (0xE4),
with bits shown in the order of transmission. Thus, VBI_WORD_1
= 0x27, VBI_WORD_2 = 0x00, and VBI_WORD_3 = 0x00.
Translating these into UDWs in the ancillary data stream, for
the nibble mode,
Table 73. Structure of VBI Data-Words in Ancillary Stream
Ancillary Data Byte Number
VBI_WORD_1
VBI_WORD_2
VBI_WORD_3
VBI_WORD_4
…
VBI_WORD_N+3
Byte
Type
FC0
FC1
FC2
DB1
…
DBn
Byte Description
Framing Code [23:16]
Framing Code [15:8]
Framing Code [7:0]
First data byte
…
Last (nth) data byte
VDP Framing Code
The length of the actual framing code depends on the VBI data
standard. For uniformity, the length of the framing code reported
in the ancillary data stream is always 24 bits. For standards with
a shorter framing code length, the extra LSB bits are set to 0.
The valid length of the framing code can be decoded from the
VBI_DATA_STD bit available in ID0 (UDW1).
The framing code is always reported in the reverse order of
transmission. Table 74 shows the framing code and its valid
length for VBI data standards supported by VDP.
UDW5 [5:2] = 0010
UDW6 [5:2] = 0111
UDW7 [5:2] = 0000 (undefined bits, automatically set to 0)
UDW8 [5:2] = 0000 (undefined bits, automatically set to 0)
UDW9 [5:2] = 0000 (undefined bits, automatically set to 0)
UDW10 [5:2] = 0000 (undefined bits, automatically set to 0)
and for the byte mode,
UDW5 [9:2] = 0010_0111
UDW6 [9:2] = 0000_0000 (undefined bits, automatically set to 0)
UDW7 [9:2] = 0000_0000 (undefined bits, automatically set to 0)
Data Bytes
VBI_WORD_4 to VBI_WORD_N+3 contain the data-words that
were decoded by the VDP in the order of transmission. The position
of bits in bytes is in the reverse order of transmission. For example,
closed captioning has two user data bytes, as shown in Table 80.
The data bytes in the ancillary data stream in this case are as follows:
VBI_WORD_4 = BYTE1 [7:0]
VBI_WORD_5 = BYTE2 [7:0]
The number of VBI_WORDS for each VBI data standard and
the total number of UDWs in the ancillary data stream are
shown in Table 75.
Rev. A | Page 58 of 112
ADV7188
Table 74. Framing Code Sequence for Different VBI Standards
VBI Standard
TTXT_SYSTEM_A (PAL)
TTXT_SYSTEM_B (PAL)
TTXT_SYSTEM_B (NTSC)
TTXT_SYSTEM_C (PAL and NTSC)
TTXT_SYSTEM_D (PAL and NTSC)
VPS (PAL)
VITC (NTSC and PAL)
WSS (PAL)
Gemstar 1× (NTSC)
Gemstar 2× (NTSC)
CC (NTSC and PAL)
CGMS (NTSC)
Length in Bits
8
8
8
8
8
16
1
24
3
11
3
1
Error-Free Framing Code Bits
(In Order of Transmission )
11100111
11100100
11100100
11100111
11100101
10001010100011001
0
000111100011110000011111
001
1001 1011 101
001
0
Error-Free Framing Code Reported by
VDP (In Reverse Order of Transmission )
11100111
00100111
00100111
11100111
10100111
1001100101010001
0
111110000011110001111000
100
101 1101 1001
100
0
Table 75. Total User Data-Words for Different VBI Standards 1
VBI Standard
TTXT_SYSTEM_A (PAL)
TTXT_SYSTEM_B (PAL)
TTXT_SYSTEM_B (NTSC)
TTXT_SYSTEM_C (PAL and NTSC)
TTXT_SYSTEM_D (PAL and NTSC)
VPS (PAL)
VITC (NTSC and PAL)
WSS (PAL)
Gemstar 1× (NTSC)
Gemstar 2× (NTSC)
CC (NTSC and PAL)
CGMS (NTSC)
1
ADF Mode
00 (nibble mode)
01, 10 (byte mode)
00 (nibble mode)
01, 10 (byte mode)
00 (nibble mode)
01, 10 (byte mode)
00 (nibble mode)
01, 10 (byte mode)
00 (nibble mode)
01, 10 (byte mode)
00 (nibble mode)
01, 10 (byte mode)
00 (nibble mode)
01, 10 (byte mode)
00 (nibble mode)
01, 10 (byte mode)
00 (nibble mode)
01, 10 (byte mode)
00 (nibble mode)
01, 10 (byte mode)
00 (nibble mode)
01, 10 (byte mode)
00 (nibble mode)
01, 10 (byte mode)
Framing Code
UDWs
6
3
6
3
6
3
6
3
6
3
6
3
6
3
6
3
6
3
6
3
6
3
6
3
The first four UDWs are always the identification word.
Rev. A | Page 59 of 112
VBI DataWords
74
37
84
42
68
34
66
33
68
34
26
13
18
9
4
2
4
2
8
4
4
2
6
3+3
Number of
Padding Words
0
0
2
3
2
3
0
2
2
3
0
0
0
0
2
3
2
3
2
1
2
3
0
2
Total UDWs
84
44
96
52
80
44
76
42
80
44
36
20
28
16
16
12
16
12
20
12
16
12
16
12
ADV7188
I2C INTERFACE
VDP—Content-Based Data Update
2
Dedicated I C readback registers are available for CC, CGMS,
WSS, Gemstar, VPS, PDC/UTC, and VITC. Because teletext is a
high data rate standard, data extraction is supported only through
the ancillary data packet. The details of these registers and their
access procedures are described in this section.
User Interface for I2C Readback Registers
The VDP decodes all enabled VBI data standards in real time.
Because the I2C access speed is much slower than the decoded
rate, the registers may be updated with data from the next line
when they are being accessed. To avoid this, VDP has a selfclearing CLEAR bit and an AVAILABLE status bit accompanying
all the I2C readback registers.
The user has to clear the I2C readback register by writing a high to
the CLEAR bit. This resets the state of the AVAILABLE bit to low
and indicates that the data in the associated readback registers is
not valid. After the VDP decodes the next line of the corresponding
VBI data, the decoded data is placed in the I2C readback register
and the AVAILABLE bit is set high to indicate that valid data is
now available.
Although the VDP, if present, decodes this VBI data in subsequent
lines, the decoded data is not updated to the readback registers
until the CLEAR bit is set high again. However, this data is available
through the 656 ancillary data packets.
The CLEAR and AVAILABLE bits are in the VDP_STATUS_CLEAR
(Address 0x78, user sub map, write only) and VDP_STATUS (0x78,
User Sub Map, read only) registers.
For certain standards, such as WSS, CGMS, Gemstar, PDC,
UTC, and VPS, the information content in the signal
transmitted remains the same over numerous lines, and the
user may want to be notified only when there is a change in the
information content or loss of the information content. The
user needs to enable content-based updating for the required
standard through the GS_VPS_PDC_UTC_CB_CHANGE and
WSS_CGMS_CB_CHANGE bits. Therefore, the AVAILABLE
bit shows the availability of that standard only when its content
has changed.
Content-based updating also applies to loss of data at the lines
where some data was previously present. Thus, for standards
like VPS, Gemstar, CGMS, and WSS, if no data arrives in the
next four lines programmed, the corresponding AVAILABLE bit
in the VDP_STATUS register is set high and the content in the
I2C registers for that standard is set to 0. The user must write
high to the corresponding CLEAR bit so that when a subsequent
valid line is decoded, the decoded results are available in the
I2C registers, with the AVAILABLE status bit set high.
If content-based updating is enabled, the AVAILABLE bit is set
high (assuming the CLEAR bit was written to) in the following
cases:
•
The data contents changed.
•
Data was being decoded and four lines with no data have
been detected.
•
No data was being decoded and new data is now being
decoded.
2
Example I C Readback Procedure
To read one packet (line) of PDC data from the decoder
1.
2.
3.
4.
Write 10 to I2C_GS_VPS_PDC_UTC [1:0] (Address 0x9C,
user sub map) to specify that PDC data has to be updated
to I2C registers.
Write high to the GS_PDC_VPS_UTC_CLEAR bit
(Address 0x78, user sub map) to enable I2C register
updating.
GS_VPS_PDC_UTC_CB_CHANGE, Enable ContentBased Updating for Gemstar/VPS/PDC/UTC,
Address 0x9C [5], User Sub Map
0—Disables content-based updating.
1 (default)—Enables content-based updating.
WSS_CGMS_CB_CHANGE, Enable Content-Based
Updating for WSS/CGMS, Address 0x9C [4], User Sub Map
Poll the GS_PDC_VPS_UTC_AVL bit (Address 0x78,
user sub map) going high to check the availability of the
PDC packets.
0—Disables content-based updating.
1 (default)—Enables content-based updating.
Read the data bytes from the PDC I2C registers. To read
another line or packet of data, repeat the previous steps.
To read a packet of CC, CGMS, or WSS data, only Steps 1 through
3 are required because these types of data have dedicated registers.
Rev. A | Page 60 of 112
ADV7188
VDP—Interrupt-Based Reading of VDP I2C Registers
Some VDP status bits are also linked to the interrupt request
controller so that the user does not have to poll the AVAILABLE
status bit. The user can configure the video decoder to trigger an
interrupt request on the INTRQ pin in response to the valid
data available in I2C registers. This function is available for the
following data types:
•
•
CGMS or WSS. The user can select triggering an interrupt
request each time sliced data is available or triggering an
interrupt request only when the sliced data has changed.
Selection is made via the WSS_CGMS_CB_CHANGE bit.
Gemstar, PDC, VPS, or UTC. The user can select
triggering an interrupt request each time sliced data is
available or triggering an interrupt request only when the
sliced data has changed. Selection is made via the
GS_VPS_PDC_UTC_ CB_CHANGE bit.
The sequence for the interrupt-based reading of the VDP I2C
data registers is as follows for the CC standard:
1.
2.
3.
4.
The user unmasks the CC interrupt mask bit (Bit 0 of
Address 0x50, user sub map, set to 1). CC data occurs upon
the incoming video. VDP slices CC data and places it in the
VDP readback registers.
The VDP CC available bit goes high, and the VDP module
signals to the interrupt controller to stimulate an interrupt
request (for CC in this case).
The user reads the interrupt status bits (user sub map) and
sees that new CC data is available (Bit 0 of Address 0x4E,
user sub map, set to 1).
The user writes 1 to the CC interrupt clear bit (Bit 0 of
Address 0x4F, user sub map, set to 1) in the interrupt I2C space
(this is a self-clearing bit). This clears the interrupt on the
INTRQ pin but does not have an effect in the VDP I2C area.
VDP_CGMS_WSS_CHNGD_MSKB, Address 0x50 [2],
User Sub Map
0 (default)—Disables interrupt on VDP_CGMS_WSS_
CHNGD_Q signal.
1—Enables interrupt on VDP_CGMS_WSS_CHNGD_Q signal.
VDP_GS_VPS_PDC_UTC_CHNG_MSKB,
Address 0x50 [4], User Sub Map
0 (default)—Disables interrupt on VDP_GS_VPS_PDC_UTC_
CHNG_Q signal.
1—Enables interrupt on VDP_GS_VPS_PDC_UTC_CHNG_Q
signal.
VDP_VITC_MSKB, Address 0x50 [6], User Sub Map
0 (default)—Disables interrupt on VDP_VITC_Q signal.
1—Enables interrupt on VDP_VITC_Q signal.
Interrupt Status Register Details
The following read-only bits contain data detection information
from the VDP module since the status bit was last cleared or
unmasked.
VDP_CCAPD_Q, Address 0x4E [0], User Sub Map
0 (default)—Closed caption data was not detected.
1—Closed caption data was detected.
VDP_CGMS_WSS_CHNGD_Q, Address 0x4E [2],
User Sub Map
0 (default)—CGMS or WSS data was not detected.
1—CGM or WSS data was detected.
VDP_GS_VPS_PDC_UTC_CHNG_Q, Address 0x4E [4],
User Sub Map
0 (default)—Gemstar, PDC, UTC, or VPS data was not detected.
2
5.
The user reads the CC data from the VDP I C area.
6.
The user writes to a bit, CC_CLEAR (Bit 0 of Address 0x78,
user sub map, set to 1) in the VDP_STATUS [0] register, to
signify that the CC data has been read and the VDP CC
can be updated at the next occurrence of CC).
VDP_VITC_Q, Address 0x4E [6], User Sub Map, Read Only
Back to Step 2.
Interrupt Status Clear Register Details
7.
1—Gemstar, PDC, UTC, or VPS data was detected.
Interrupt Mask Register Details
The following bits set the interrupt mask on the signal from the
VDP VBI data slicer.
VDP_CCAPD_MSKB, Address 0x50 [0], User Sub Map
0 (default)—VITC data was not detected.
1—VITC data was detected.
It is not necessary to write 0 to these write-only bits because
they automatically reset when they are set (self-clearing).
VDP_CCAPD_CLR, Address 0x4F [0], User Sub Map
1—Clears the VDP_CCAP_Q bit.
0 (default)—Disables interrupt on VDP_CCAPD_Q signal.
1—Enables interrupt on VDP_CCAPD_Q signal.
Rev. A | Page 61 of 112
ADV7188
STDI_DVALID, Standard Identification Data Valid Read
Back, Address 0xB1 [7]
VDP_CGMS_WSS_CHNGD_CLR, Address 0x4F [2],
User Sub Map
VDP_VITC_CLR, Address 0x4F [6], User Sub Map
X—This bit is set by the ADV7188 as soon as the measurements
of the STDI block are finished. A high level signals the validity
of the BL, LCVS, LCF, and STDI_INTLCD parameters. To
prevent false readouts, especially during the signal acquisition,
the DVALID bit only goes high after recording four fields with
the same length. As a result, the measurements can require up
to five fields to finish.
1—Clears the VDP_VITC_Q bit.
STDI_LINE_COUNT_MODE, Address 0x86 [3]
STANDARD DETECTION AND IDENTIFICATION
0 (default)—Disables the STDI functionality.
The standard detection and identification (STDI) block of the
ADV7188 monitors the synchronization signals received on the
SOY pin. STDI_LINE_COUNT_MODE must be set to 1 to enable
the STDI block and achieve valid synchronization signal analysis.
Four key measurements are performed:
1—Enables STDI functionality. This enables valid readback of
the STDI block registers.
1—Clears the VDP_CGMS_WSS_CHNGD_Q bit.
VDP_GS_VPS_PDC_UTC_CHNG_CLR,
Address 0x4F [4], User Sub Map
1—Clears the VDP_GS_VPS_PDC_UTC_CHNG_Q bit.
•
•
Block Length BL [13:0]. This is the number of clock cycles in
a block of eight lines. From this, the time duration of one line
can be concluded. Please note that the crystal frequency
determines the clock cycle and that a crystal frequency of
28.63636 MHz should be used for the ADV7188.
Line Count in Field LCF [10:0]. The LCF [10:0] readback
value is the number of lines between two vsyncs, that is,
over one field.
BL [13:0], Block Length Readback, Address 0xB1 [5:0],
Address 0xB2 [7:0]
XX XXXX XXXX XXXX—Number of clock cycles in a block of
eight lines of incoming video. Data is only valid if STDI_DVALID
is high.
LCVS [4:0], Line Count in Vsync Readback,
Address 0xB3 [7:3]
X XXXX—Number of lines within a vertical synchronization
period. Data is only valid if STDI_DVALID is high.
LCF [10:0], Line Count in Field Readback,
Address 0xB3 [2:0], Address 0xB4 [7:0]
•
Line Count in Vsync LCVS [4:0]. The LCVS [4:0] readback
value is the number of lines within one vsync period.
XX XXXX XXXX—Number of lines between two vsyncs per
one field/frame. Data is only valid if STDI_DVALID is high.
•
Field Length FCL [12:0]. This is the number of clock cycles
in 1/256th of a field. Multiplying this value by 256 calculates
the field length in clock cycles.
FCL [12:0], 1/256th of Field Length in Number of Crystal
Clocks Read back, Address 0xCA [4:0], Address 0xCB [7:0]
By interpreting these four parameters, it is possible to
distinguish among the types of input signals.
XXX—Number of crystal clocks (with the recommended
28.63636 MHz frequency) in 1/256th of a field. Data is only
valid if STDI_DVALID is high.
A data valid flag, STDI_VALID, is provided that is held low
during the measurements. The four parameters should only be
read after the STDI_VALID flag has gone high. Refer to Table 76
for information on the readback values.
Notes
•
Types of synchronization pulses include horizontal
synchronization pulses, equalization and serration
pulses, and Macrovision pulses.
•
Macrovision pseudosynchronization and AGC pulses are
counted by the STDI block in normal readback mode. This
does not prohibit the identification of the video signal.
•
The ADV7188 only measures the parameters; it does not take
any action based on these measurements. Therefore, the part
helps to identify the input to avoid problems in the scheduling
of a system controller, but it does not reconfigure itself.
Rev. A | Page 62 of 112
ADV7188
STDI Readback Values for SD, PR, and HD
ENABLE STDI FUNCTION
STDI_LINE_COUNT_MODE = 1
The readback values provided are only valid when using a
crystal with the recommended 28.63636 MHz frequency.
Table 76. STDI Results for Video Standards (SD, PR, and HD)
Pb
Y
100nF
100nF
100nF
100nF
LCF [10:0]
261 ± 50
261 ± 50
311 ± 50
313 ± 50
524 ± 50
749 ± 50
749 ± 50
562 ± 50
1249 ± 50
561 ± 50
1124 ± 50
1124 ± 50
1124 ± 50
623 ± 50
623 ± 50
MONITORS
IN-LOCK STATUS
LCVS [4:0]
3±3
2±2
2±2
2±2
5±2
4±2
4±2
5±2
0±2
4±2
4±2
4±2
4±2
0±2
4±2
NO
SYSTEM HAS
LOST LOCK
READ
STDI VALID
STDI VALID?
YES
READ AND INTERPRET BL[3:0],
LCF[10:0], LCVS[4:0], AND
FCL[12:0]
TO DETERMINE
INPUT STANDARD
ADV7188
AIN4
AIN5
AIN6
SOY
Figure 37. Example Connection of SOY pin
SYSTEM SUPPORTS
INPUT STANDARD?
YES
NO
RECONFIGURE
SYSTEM
APPROPRIATELY
SYSTEM FLAGS
UNSUPPORTED
INPUT?
Figure 38. Example Use of STDI Block
Rev. A | Page 63 of 112
05478-055
Pr
BL [13:0]
14552 ± 80
14552 ± 80
14653 ± 80
14654 ± 80
7271 ± 40
6101 ± 40
5083 ± 40
6780 ± 40
7322 ± 40
6780 ± 40
8137 ± 40
4064 ± 40
3385 ± 40
7321 ± 40
7321 ± 40
05478-056
Video Standard
525i 60
240p 60
625i 50
288p 50
480p 60
720p 50
720p 60
1035i 30
1080i 25
1080i 30
1080p 25
1080p 50
1080p 60
1152i 50 Wide
1152i 50 Full
ADV7188
I2C READBACK REGISTERS
WST_PKT_DECOD_DISABLE, Disable Hamming
Decoding of Bytes in WST, Address 0x60 [3], User Sub Map
Teletext
Because teletext is a high data rate standard, the decoded bytes
are available only as ancillary data. However, a TTX_AVL bit is
provided in I2C so that the user can check whether the VDP has
detected teletext. Note that the TTXT_AVL bit is a plain status bit
and does not use the protocol identified in the I2C Interface section.
0—Enables hamming decoding of WST packets.
1 (default)—Disables hamming decoding of WST packets.
For hamming coded bytes, the dehammed nibbles, along with error
information from the hamming decoder, are output as follows:
•
TTXT_AVL, Teletext Detected Status Bit,
Address 0x78 [7], User Sub Map, Read Only
Input hamming coded byte: {D3, P3, D2, P2, D1, P1, D0, P0}
(bits in decoded order)
Output dehammed byte: {E1, E0, 0, 0, D3', D2', D1', D0'}
(where Di' is the corrected bit, and Ei represents the error
information).
•
0—Teletext was not detected.
1—Teletext was detected.
Table 77. Explanation of Error Bits
in the Dehammed Output Byte
WST Packet Decoding
For WST only, the VDP decodes the magazine and row address
of WST teletext packets and further decodes the packet’s 8 × 4
hamming coded words. This feature can be disabled by using
the WST_PKT_ DECOD_ DISABLE bit (Bit 3, Register 0x60,
user sub map). This feature is only valid for WST.
E [1:0]
00
01
10
11
Error Information
No errors detected
Error in P4
Double error
Single error found and corrected
Output Data Bits
in Nibble
Okay
Okay
Not okay
Okay
The types of WST packets that are decoded are described in
Table 78.
Table 78. WST Packet Description
Packet
Header Packet
(X/00)
Text Packets
(X/01 to X/25)
8/30 (Format 1) packet
Design Code = 0000 or 0001
UTC
8/30 (Format 2) packet
Design Code = 0010 or 0011
PDC
X/26, X/27, X/28, X/29, X/30, X/31 1
1
Byte
1st byte
2nd byte
3rd byte
4th byte
5th to 10th byte
11th to 42nd byte
1st byte
2nd byte
3rd to 42nd byte
1st byte
2nd byte
3rd byte
4th to 10th byte
11th to 23rd byte
24th to 42nd byte
1st byte
2nd byte
3rd byte
4th to 10th byte
11th to 23rd byte
24th to 42nd byte
1st byte
2nd byte
3rd byte
4th to 42nd byte
Description
Magazine number—dehammed Byte 4
Row number—dehammed Byte 5
Page number—dehammed Byte 6
Page number—dehammed Byte 7
Control Bytes—dehammed Byte 8 to Byte 13
Raw data bytes
Magazine number—dehammed Byte 4
Row number—dehammed Byte 5
Raw data bytes
Magazine number—dehammed Byte 4
Row number—dehammed Byte 5
Design code—dehammed Byte 6
Dehammed Initial teletext page, Byte 7 to Byte 12
UTC bytes—dehammed Byte 13 to Byte 25
Raw status bytes
Magazine number—dehammed Byte 4
Row number—dehammed Byte 5
Design code—dehammed Byte 6
Dehammed Initial teletext page, Byte 7 to Byte 12
PDC bytes—dehammed Byte 13 to Byte 25
Raw status bytes
Magazine number—dehammed Byte 4
Row number—dehammed Byte 5
Design code—dehammed Byte 6
Raw data bytes
For X/26, X/28, and X/29, further decoding needs 24 × 18 hamming decoding. Not supported at present.
Rev. A | Page 64 of 112
ADV7188
CGMS and WSS
CC
The CGMS and WSS data packets convey the same type of
information for different video standards. WSS is for PAL and
CGMS is for NTSC; therefore, the CGMS and WSS readback
registers are shared. WSS is biphase coded, and the VDP performs
a biphase decoding to produce the 14 raw WSS bits in the CGMS/
WSS readback I2C registers and to set the CGMS_WSS_AVL bit.
Two bytes of decoded closed caption data are available in the
I2C registers. The field information of the decoded CC data can
be obtained from the CC_EVEN_FIELD bit (Register 0x78).
CGMS_WSS_CLEAR, CGMS/WSS Clear, Address 0x78 [2],
User Sub Map, Write Only, Self-Clearing
1—Reinitializes the CGMS/WSS readback registers.
CC_CLEAR, Closed Captioning Clear, Address 0x78 [0],
User Sub Map, Write Only, Self-Clearing
1—Reinitializes the CC readback registers.
CC_AVL, Closed Captioning Available, Address 0x78 [0],
User Sub Map, Read Only
0—Closed captioning was not detected.
CGMS_WSS_AVL CGMS/WSS, Available Bit,
Address 0x78 [2], User Sub Map, Read Only
1—Closed captioning was detected.
0—CGMS/WSS was not detected.
CC_EVEN_FIELD, Address 0x78 [1], User Sub Map,
Read Only
1—CGMS/WSS was detected.
Identifies the field from which the CC data was decoded.
CGMS_WSS_DATA_0 [3:0], Address 0x7D [3:0]
CGMS_WSS_DATA_1 [7:0], Address 0x7E [7:0]
0—Closed captioning was detected on an odd field.
CGMS_WSS_DATA_2 [7:0], Address 0x7F [7:0]
1—Closed captioning was detected on an even field.
These read-only bits, located in the user sub map, hold the
decoded CGMS or WSS data.
VDP_CCAP_DATA_0, Address 0x79 [7:0], User Sub Map,
Read Only
Refer to Figure 39 and Figure 40 for the I2C to WSS and CGMS
bit mapping.
Decoded Byte 1 of CC data.
VDP_CCAP_DATA_1, Address 0x7A [7:0], User Sub Map,
Read Only
Decoded Byte 2 of CC data.
Rev. A | Page 65 of 112
ADV7188
VDP_CGMS_WSS_
DATA_1[5:0]
VDP_CGMS_WSS_DATA_2
0
RUN-IN
SEQUENCE
1
2
3
4
5
6
7
0
1
2
3
4
5
START
CODE
ACTIVE
VIDEO
11.0µs
05478-037
38.4µs
42.5µs
Figure 39. WSS Waveform
+100 IRE
REF
+70 IRE
VDP_CGMS_WSS_DATA_2
0
1
2
3
4
5
6
VDP_CGMS_WSS_
DATA_0[3:0]
VDP_CGMS_WSS_DATA_1
7
0
1
2
3
4
5
6
7
0
1
2
3
0 IRE
49.1µs ± 0.5µs
11.2µs
05478-038
–40 IRE
CRC SEQUENCE
2.235µs ± 20ns
Figure 40. CGMS Waveform
10.5 ± 0.25µs
12.91µs
SEVEN CYCLES
OF 0.5035MHz
(CLOCK RUN IN)
50 IRE
40 IRE
0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
VDP_CCAP_D ATA_0
REFERENCE COLOR BURST
(NINE CYCLES)
FREQUENCY = FSC = 3.579545MHz
AMPLITUDE = 40 IRE
10.003µs
P
A
R
I
T
Y
P
A
R
I
T
Y
27.382µs
VDP_CCAP_D ATA_1
05478-039
S
T
A
R
T
33.764µs
Figure 41. CC Waveform and Decoded Data Correlation
Table 79. CGMS Readback Registers 1
Signal Name
CGMS_WSS_DATA_0 [3:0]
CGMS_WSS_DATA_1 [7:0]
CGMS_WSS_DATA_2 [7:0]
1
Register Location
VDP_CGMS_WSS_DATA_0 [3:0]
VDP_CGMS_WSS_DATA_1 [7:0]
VDP_CGMS_WSS_DATA_2 [7:0]
Dec
125d
126d
127d
Address (User Sub Map)
Hex
0x7D
0x7E
0x7F
The register is a readback register; the default value does not apply.
Table 80. Closed Captioning Readback Registers 1
Signal Name
CCAP_BYTE_1 [7:0]
CCAP_BYTE_2 [7:0]
1
Register Location
VDP_CCAP_DATA_0 [7:0]
VDP_CCAP_DATA_1 [7:0]
The register is a readback register; the default value does not apply.
Rev. A | Page 66 of 112
Dec
121d
122d
Address (User Sub Map)
Hex
0x79
0x7A
ADV7188
VITC_CLEAR, VITC Clear, Address 0x78 [6],
User Sub Map, Write Only, Self-Clearing
VITC
VITC has a sequence of 10 syncs in between each data byte. The
VDP strips these syncs from the data stream to output only the data
bytes. The VITC results are available in the VDP_VITC_DATA_0
to VDP_VITC_DATA_8 registers (Register 0x92 to Register 0x9A,
user sub map).
1—Reinitializes the VITC readback registers.
VITC_AVL, VITC Available, Address 0x78 [6],
User Sub Map
0—VITC data was not detected.
The VITC has a CRC byte at the end; the syncs in between each
data byte are also used in this CRC calculation. Because these syncs
are not output, the CRC is calculated internally. The calculated
CRC is also available for the user in the VDP_VITC_CALC_CRC
register (Register 0x9B, User Sub Map). After the VDP completes
decoding the VITC line, the VDP_VITC_DATA_x and
VDP_VITC_CALC_CRC registers are updated and the
VITC_AVL bit is set.
1—VITC data was detected.
VITC Readback Registers
TO
BIT 0, BIT 1
BIT 88, BIT 89
VITC WAVEFORM
05478-040
See Figure 42 for the I2C to VITC bit mapping.
Figure 42. VITC Waveform and Decoded Data Correlation
Table 81. VITC Readback Registers 1
Signal Name
VITC_DATA_0 [7:0]
VITC_DATA_1 [7:0]
VITC_DATA_2 [7:0]
VITC_DATA_3 [7:0]
VITC_DATA_4 [7:0]
VITC_DATA_5 [7:0]
VITC_DATA_6 [7:0]
VITC_DATA_7 [7:0]
VITC_DATA_8 [7:0]
VITC_CALC_CRC [7:0]
1
Register Location
VDP_VITC_DATA_0 [7:0] (VITC Bits [9:2])
VDP_VITC_DATA_1 [7:0] (VITC Bits [19:12])
VDP_VITC_DATA_2 [7:0] (VITC Bits [29:22])
VDP_VITC_DATA_3 [7:0] (VITC Bits [39:32])
VDP_VITC_DATA_4 [7:0] (VITC Bits [49:42])
VDP_VITC_DATA_5 [7:0] (VITC Bits [59:52])
VDP_VITC_DATA_6 [7:0] (VITC Bits [69:62])
VDP_VITC_DATA_7 [7:0] (VITC Bits [79:72])
VDP_VITC_DATA_8 [7:0] (VITC Bits [89:82])
VDP_VITC_CALC_CRC [7:0]
The register is a readback register; the default value does not apply.
Rev. A | Page 67 of 112
Dec
146d
147d
148d
149d
150d
151d
152d
153d
154d
155d
Address (User Sub Map)
Hex
0x92
0x93
0x94
0x95
0x96
0x97
0x98
0x99
0x9A
0x9B
ADV7188
VPS/PDC/UTC/Gemstar
VPS
The readback registers for VPS, PDC, and UTC are shared.
Gemstar is a high data rate standard and therefore is available
only through the ancillary stream. For evaluation purposes, any
one line of Gemstar is available through the I2C registers sharing
the same register space as PDC, UTC, and VPS. Therefore, only
one of the following standards can be read through the I2C at a
time: VPS, PDC, UTC, or Gemstar.
The VPS data bits are biphase decoded by the VDP. The
decoded data is available in both the ancillary stream and in
the I2C readback registers. VPS decoded data is available in the
VDP_GS_VPS_PDC_UTC_0 to VDP_VPS_PDC_UTC_12
registers (Addresses 0x84 to 0x90, user sub map). The
GS_VPS_PDC_UTC_AVL bit is set if the user had programmed
I2C_GS_VPS_PDC_UTC to 01, as explained in Table 82.
To identify the data that should be made available in the I2C
registers, the user must program I2C_GS_VPS_PDC_UTC [1:0]
(Address 0x9C, user sub map).
Gemstar
I2C_GS_VPS_PDC_UTC (VDP) [1:0], Address 0x9C [6:5],
User Sub Map
These bits specify which standard result is available for I2C
readback.
VDP supports autodetection of Gemstar, distinguishing between
Gemstar 1× and Gemstar 2×, and decodes data accordingly. For
this autodetection mode to operate correctly, the user must set
the AUTO_DETECT_GS_TYPE I2C bit (Register 0x61, user
sub map) and program the decoder to decode Gemstar 2× on
the required lines through line programming. The type of
Gemstar decoding can be determined by observing the
GS_DATA_TYPE bit (Register 0x78, user sub map).
Table 82. I2C_GS_VPS_PDC_UTC [1:0] Function
I2C_GS_VPS_PDC_UTC [1:0]
00 (default)
01
10
11
The Gemstar decoded data is available in the ancillary stream,
and any one line of Gemstar is available in I2C registers for
evaluation purposes. To obtain the Gemstar results in the I2C
registers, the user must program I2C_GS_VPS_PDC_UTC to
00, as explained in Table 82.
Description
Gemstar 1×/2×
VPS
PDC
UTC
GS_PDC_VPS_UTC_CLEAR, GS/PDC/VPS/UTC Clear,
Address 0x78 [4], User Sub Map, Write Only, Self-Clearing
AUTO_DETECT_GS_TYPE, Address 0x61 [4],
User Sub Map
1—Reinitializes the GS/PDC/VPS/UTC data readback registers.
0 (default)—Disables autodetection of Gemstar type.
GS_PDC_VPS_UTC_AVL, GS/PDC/VPS/UTC Available,
Address 0x78 [4], User Sub Map, Read Only
1—Enables autodetection of Gemstar type.
0—GS, PDC, VPS, or UTC data was not detected.
GS_DATA_TYPE, Address 0x78 [5],
User Sub Map, Read Only
1—GS, PDC, VPS, or UTC data was detected.
This bit identifies the decoded Gemstar data type.
VDP_GS_VPS_PDC_UTC Readback Registers,
Addresses 0x84 to 0x90, User Sub Map
0—Gemstar 1× mode is detected. Read two data bytes from 0x84.
See Table 83.
1—Gemstar 2× mode is detected. Read four data bytes from 0x84.
The Gemstar data that is available in the I2C register may be
from any line of the input video on which Gemstar was
decoded. To read the Gemstar data on a particular video line,
the user should use the manual configuration as described in
Table 67 and Table 68 and enable Gemstar decoding only on the
required line.
Rev. A | Page 68 of 112
ADV7188
Table 83. GS/VPS/PDC/UTC Readback Registers 1
Signal Name
GS_VPS_PDC_UTC_BYTE_0 [7:0]
GS_VPS_PDC_UTC_BYTE_1 [7:0]
GS_VPS_PDC_UTC_BYTE_2 [7:0]
GS_VPS_PDC_UTC_BYTE_3 [7:0]
VPS_PDC_UTC_BYTE_4 [7:0]
VPS_PDC_UTC_BYTE_5 [7:0]
VPS_PDC_UTC_BYTE_6 [7:0]
VPS_PDC_UTC_BYTE_7 [7:0]
VPS_PDC_UTC_BYTE_8 [7:0]
VPS_PDC_UTC_BYTE_9 [7:0]
VPS_PDC_UTC_BYTE_10 [7:0]
VPS_PDC_UTC_BYTE_11 [7:0]
VPS_PDC_UTC_BYTE_12 [7:0]
1
Register Location
VDP_GS_VPS_PDC_UTC_0 [7:0]
VDP_GS_VPS_PDC_UTC_1 [7:0]
VDP_GS_VPS_PDC_UTC_2 [7:0]
VDP_GS_VPS_PDC_UTC_3 [7:0]
VDP_VPS_PDC_UTC_4 [7:0]
VDP_VPS_PDC_UTC_5 [7:0]
VDP_VPS_PDC_UTC_6 [7:0]
VDP_VPS_PDC_UTC_7 [7:0]
VDP_VPS_PDC_UTC_8 [7:0]
VDP_VPS_PDC_UTC_9 [7:0]
VDP_VPS_PDC_UTC_10 [7:0]
VDP_VPS_PDC_UTC_11 [7:0]
VDP_VPS_PDC_UTC_12 [7:0]
Dec
132d
133d
134d
135d
136d
137d
138d
139d
140d
141d
142d
143d
144d
Address (User Sub Map)
Hex
0x84
0x85
0x86
0x87
0x88
0x89
0x8A
0x8B
0x8C
0x8D
0x8E
0x8F
0x90
The register is a readback register; the default value does not apply.
PDC/UTC
PDC and UTC are data transmitted through Teletext Packet 8/30
Format 2 (Magazine 8, Row 30, Design Code 2 or 3), and Packet 8/30
Format 1 (Magazine 8, Row 30, Design Code 0 or 1). Therefore, if
PDC or UTC data is to be read through I2C, the corresponding
teletext standard (WST or PAL System B) should be decoded by
VDP. The whole teletext decoded packet is output on the ancillary
data stream. The user can look for the magazine number, row
number, and design code and qualify the data as PDC, UTC, or
neither of these.
If PDC/UTC packets are identified, Byte 0 to Byte 12 are updated to
the GS_VPS_PDC_UTC_0 to VPS_PDC_UTC_12 registers and
the GS_VPS_PDC_UTC_AVL bit is set. The full packet data is
also available in the ancillary data format.
Note that the data available in the I2C register depends on the
status of the WST_PKT_DECODE_DISABLE bit (Bit 3,
Subaddress 0x60, user sub map).
VBI System 2
The user can choose to use an alternative VBI data slicer, called
VBI System 2. This data slicer is used to decode Gemstar and
closed caption VBI signals only.
Using this system, the Gemstar data is only available in the ancillary
data stream. A special mode enables one line of data to be read
back via I2C. For more information, contact an Analog Devices
representative for an engineering note on ADV7188 VBI
processing.
Gemstar Data Recovery
The Gemstar-compatible data recovery block (GSCD) supports
Gemstar 1× and Gemstar 2× data transmissions. In addition, it
can serve as a decoder for closed captioning. Gemstar-compatible
data transmissions can occur only in NTSC mode. Closed
caption data can be decoded in both PAL and NTSC modes.
The block is configured via the I2C in the following ways:
•
•
•
GDECEL [15:0] allows data recovery for selected video
lines on even fields to be enabled and disabled.
GDECOL [15:0] enables the data recovery for selected lines
for odd fields.
GDECAD configures the way in which data is embedded
in the video data stream.
The recovered data is not available through I2C, but is inserted
into the horizontal blanking period of an ITU-R BT.656-compatible data stream. The data format is intended to comply
with the ITU-R BT.1364 recommendation by the International
Telecommunications Union. For more information, visit the
International Telecommunications Union’s website. See Figure 43.
GDE_SEL_OLD_ADF, Address 0x4C [3], User Map
The ADV7188 has an ancillary data output block that can be used
by the VDP data slicer and the VBI System 2 data slicer. The new
ancillary data formatter is used by setting GDE_SEL_OLD_ADF to
0 (this is the default setting). If this bit is set low, refer to Table 71
and Table 72 for information about how the data is packaged in
the ancillary data stream.
To use the old ancillary data formatter (to be backward compatible with the ADV7189B), set GDE_SEL_OLD_ADF to 1.
The ancillary data format in this section refers to the ADV7189Bcompatible ancillary data formatter.
0 (default)—Enables the new ancillary data system (for use with
VDP and VBI System 2)
1—Enables the old ancillary data system (for use with VBI
System 2 only; ADV7189B compatible).
Rev. A | Page 69 of 112
ADV7188
The format of the data packet depends on the following criteria:
Entries within the packet are as follows:
•
Transmission is Gemstar 1× or Gemstar 2×.
•
A fixed preamble sequence of 0x00, 0xFF, and 0xFF.
•
Data is output in 8-bit or 4-bit format (see the GDECAD,
Gemstar Decode Ancillary Data Format, Address 0x4C [0]
section).
•
The data identification word (DID) (10-bit value), the
value of which is 0x140 for a Gemstar or CC data packet.
•
Data is closed captioning (CC) or Gemstar compatible.
•
The secondary data identification word (SDID), which
contains information about the video line from which data
was retrieved, whether the Gemstar transmission was of 1×
or 2× format, and whether it was retrieved from an even or
odd field.
•
The data count byte, which provides the number of user
data-words that follow.
•
User data section. This contains the user data, which can
be four or eight words of data.
•
Optional padding to ensure that the length of the user
data-word section of a packet is a multiple of four bytes
(requirement, as set in ITU-R BT.1364).
•
Checksum byte. This contains the checksum of the packet.
Data packets are output if the corresponding enable bit is
set (see the GDECEL [15:0], Gemstar Decoding Even Lines,
Address 0x48 [7:0], Address 0x49 [7:0] and the GDECOL [15:0],
Gemstar Decoding Odd Lines, Address 0x4A [7:0], Address
0x4B [7:0] sections) and the decoder detects the presence of
data. This means that for video lines where no data has been
decoded, no data packet is output, even if the corresponding line
enable bit is set.
Each data packet starts immediately after the EAV code of the
preceding line. Figure 43 and Table 84 show the overall
structure of the data packet.
Table 84 lists the values within a generic data packet that are
output by the ADV7188 in 10-bit format.
00
FF
FF
SECONDARY DATA IDENTIFICATION
DID
SDID
DATA
COUNT
PREAMBLE FOR ANCILLARY DATA
OPTIONAL PADDING
BYTES
USER DATA
CHECKSUM
05478-045
DATA IDENTIFICATION
USER DATA (FOUR OR EIGHT WORDS)
Figure 43. Gemstar and CC Embedded Data Packet (Generic)
Table 84. Generic Data Output Packet
Byte
0
1
2
3
4
D [9]
0
1
1
0
EP
D [8]
0
1
1
1
EP
D [7]
0
1
1
0
EF
D [6]
0
1
1
1
2X
D [5]
0
1
1
0
D [4]
0
1
1
0
5
EP
EP
0
0
0
0
6
EP
EP
0
0
7
EP
EP
0
0
8
EP
EP
0
9
EP
EP
0
10
EP
EP
11
EP
12
EP
13
EP
EP
0
0
14
CS[8]
CS [8]
CS [7]
CS [6]
D [3]
0
1
1
0
line [3:0]
D [2]
0
1
1
0
D [1]
0
1
1
0
0
D [0]
0
1
1
0
0
Description
Fixed preamble
Fixed preamble
Fixed preamble
DID
SDID
DC [0]
0
0
Data count (DC)
word1 [7:4]
0
0
User data-words
word1 [3:0]
0
0
User data-words
0
word2 [7:4]
0
0
User data-words
0
word2 [3:0]
0
0
User data-words
0
0
word3 [7:4]
0
0
User data-words
EP
0
0
word3 [3:0]
0
0
User data-words
EP
0
0
word4 [7:4]
0
0
User data-words
DC [1]
word4 [3:0]
CS [5]
CS [4]
CS [3]
Rev. A | Page 70 of 112
CS [2]
0
0
User data-words
0
0
Checksum
ADV7188
Table 85. Data Byte Allocation
Gemstar 2×
1
1
0
0
Raw Information Bytes
Retrieved from the Video Line
4
4
2
2
GDECAD
0
1
0
1
Gemstar Bit Names
•
DID. The data identification value is 0x140 (10-bit value).
Care has been taken that in 8-bit systems, the two LSBs do
not carry vital information.
•
EP and EP. The EP bit is set to ensure even parity on the
data-word D [8:0]. Even parity means there is always an
even number of 1s within the D [8:0] bit arrangement. This
includes the EP bit. EP describes the logic inverse of EP
and is output on D [9]. The EP is output to ensure that the
reserved codes of 00 and FF cannot occur.
•
EF. Even field identifier. EF = 1 indicates that the data was
recovered from a video line on an even field.
•
2×. This bit indicates whether the data sliced was in
Gemstar 1× or 2× format. A high indicates Gemstar 2×
format. The 2× bit determines whether the raw information
retrieved from the video line was two or four bytes. The
state of the GDECAD bit affects whether the bytes are
transmitted straight (that is, two bytes transmitted as two
bytes) or whether they are split into nibbles (that is, two
bytes transmitted as four half bytes). Padding bytes are
then added where necessary.
•
line [3:0]. This entry provides a code that is unique for
each of the 16 possible source lines of video from which
Gemstar data may have been retrieved. Refer to Table 94
and Table 95.
User Data-Words
(Including Padding)
8
4
4
4
Padding Bytes
0
0
0
2
DC [1:0]
10
01
01
01
•
DC [1:0]. Data count value. The number of UDWs in the
packet divided by 4. The number of UDWs in any packet
must be an integral number of 4. Padding is required at the
end, if necessary, as set in ITU-R BT.1364. See Table 85.
•
CS [8:2]. The checksum is provided to determine the
integrity of the ancillary data packet. It is calculated by
summing up D [8:2] of DID, SDID, data count byte, and all
UDWs, and ignoring any overflow during the summation.
Because all data bytes that are used to calculate the
checksum have their two LSBs set to 0, the CS [1:0] bits are
also always 0.
CS[8] describes the logic inversion of CS [8]. The value
CS[8] is included in the checksum entry of the data packet
to ensure that the reserved values of 0x00 and 0xFF do not
occur. Table 86 to Table 91 outline the possible data
packages.
Gemstar 2× Format, Half-Byte Output Mode
Half-byte output mode is selected by setting GDECAD to 0;
full-byte output mode is selected by setting GDECAD to 1. See
the GDECAD, Gemstar Decode Ancillary Data Format,
Address 0x4C [0] section.
Gemstar 1× Format, Half-Byte Output Mode
Half-byte output mode is selected by setting GDECAD to 0;
full-byte output mode is selected by setting GDECAD to 1. See
the GDECAD, Gemstar Decode Ancillary Data Format,
Address 0x4C [0] section.
Rev. A | Page 71 of 112
ADV7188
Table 86. Gemstar 2× Data, Half-Byte Mode 1
Byte
0
1
2
3
4
D [9]
0
1
1
0
EP
D [8]
0
1
1
1
EP
D [7]
0
1
1
0
EF
D [6]
0
1
1
1
1
D [5]
0
1
1
0
5
EP
EP
0
0
0
6
EP
EP
0
0
7
EP
EP
0
8
EP
EP
0
9
EP
EP
10
EP
EP
11
EP
12
13
14
1
D [4]
D [3]
0
0
1
1
1
1
0
0
line [3:0]
D [1]
0
1
1
0
0
D [0]
0
1
1
0
0
Description
Fixed preamble
Fixed preamble
Fixed preamble
DID
SDID
0
1
0
Gemstar Word1 [7:4]
0
0
Data count
0
0
User data-words
0
Gemstar Word1 [3:0]
0
0
User data-words
0
Gemstar Word2 [7:4]
0
0
User data-words
0
0
Gemstar Word2 [3:0]
0
0
User data-words
0
0
Gemstar Word3 [7:4]
0
0
User data-words
EP
0
0
Gemstar Word3 [3:0]
0
0
User data-words
EP
EP
0
0
Gemstar Word4 [7:4]
0
0
User data-words
EP
EP
0
0
Gemstar Word4 [3:0]
0
0
User data-words
CS [8]
CS [8]
CS [7]
CS [6]
CS [1]
CS [0]
Checksum
CS [5]
CS [4]
D [2]
0
1
1
0
CS [3]
CS [2]
The bold values represent Gemstar- or CC-specific values.
Table 87. Gemstar 2× Data, Full-Byte Mode 1
Byte
0
1
2
3
4
D [9]
0
1
1
0
EP
D [8]
0
1
1
1
EP
D [7]
0
1
1
0
EF
5
EP
EP
0
6
7
8
9
10
1
CS [8]
CS [8]
CS [7]
D [6]
0
1
1
1
1
0
D [5]
0
1
1
0
D [4]
D [3]
0
0
1
1
1
1
0
0
line [3:0]
D [2]
0
1
1
0
D [1]
0
1
1
0
0
D [0]
0
1
1
0
0
Description
Fixed preamble
Fixed preamble
Fixed preamble
DID
SDID
0
0
1
0
0
Data count
CS [2]
0
0
0
0
CS [1]
0
0
0
0
CS [0]
User data-words
User data-words
User data-words
User data-words
Checksum
0
Gemstar Word1 [7:0]
Gemstar Word2 [7:0]
Gemstar Word3 [7:0]
Gemstar Word4 [7:0]
CS [6]
CS [5]
CS [4]
CS [3]
The bold values represent Gemstar- or CC-specific values.
Table 88. Gemstar 1× Data, Half-Byte Mode 1
Byte
0
1
2
3
4
D [9]
0
1
1
0
EP
D [8]
0
1
1
1
EP
D [7]
0
1
1
0
EF
D [6]
0
1
1
1
0
D [5]
0
1
1
0
D [4]
D [3]
0
0
1
1
1
1
0
0
line [3:0]
5
EP
EP
0
0
0
0
6
EP
EP
0
7
EP
EP
0
8
EP
EP
9
EP
10
CS [8]
1
D [2]
0
1
1
0
D [1]
0
1
1
0
0
D [0]
0
1
1
0
0
Description
Fixed preamble
Fixed preamble
Fixed preamble
DID
SDID
0
0
Data count
0
0
1
Gemstar Word1 [7:4]
0
0
User data-words
0
Gemstar Word1 [3:0]
0
0
User data-words
0
0
Gemstar Word2 [7:4]
0
0
User data-words
EP
0
0
CS [8]
CS [7]
CS [6]
Gemstar Word2 [3:0]
CS [5]
CS [4]
CS [3]
The bold values represent Gemstar- or CC-specific values.
Rev. A | Page 72 of 112
CS [2]
0
0
User data-words
CS [1]
CS [0]
Checksum
ADV7188
Table 89. Gemstar 1× Data, Full-Byte Mode 1
Byte
0
1
2
3
4
D [9]
0
1
1
0
EP
D [8]
0
1
1
1
EP
D [7]
0
1
1
0
EF
5
EP
EP
0
6
7
8
9
10
1
1
1
CS [8]
0
0
CS [8]
0
0
CS [7]
D [6]
0
1
1
1
0
D [5]
0
1
1
0
D [4]
D [3]
0
0
1
1
1
1
0
0
line [3:0]
D [2]
0
1
1
0
D [1]
0
1
1
0
0
D [0]
0
1
1
0
0
Description
Fixed preamble
Fixed preamble
Fixed preamble
DID
SDID
0
0
0
1
0
0
Data count
0
0
CS [2]
0
0
0
0
CS [1]
0
0
0
0
CS [0]
User data-words
User data-words
UDW padding 0x200
UDW padding 0x200
Checksum
0
Gemstar Word1 [7:0]
Gemstar Word2 [7:0]
0
0
0
0
0
0
CS [6]
CS [5]
CS [4]
0
0
CS [3]
The bold values represent Gemstar- or CC-specific values.
Table 90. NTSC CC Data, Half-Byte Mode 1
Byte
0
1
2
3
4
D [9]
0
1
1
0
EP
D [8]
0
1
1
1
EP
D [7]
0
1
1
0
EF
5
EP
EP
0
D [6]
0
1
1
1
0
0
6
EP
EP
0
0
0
CCAP Word1 [7:4]
7
EP
EP
0
0
CCAP Word1 [3:0]
8
EP
EP
0
0
CCAP Word2 [7:4]
9
EP
EP
0
0
10
CS [8]
CS [8]
CS [7]
CS [6]
1
D [5]
0
1
1
0
1
0
D [4]
0
1
1
0
0
0
D [3]
0
1
1
0
1
D [2]
0
1
1
0
1
D [1]
0
1
1
0
0
D [0]
0
1
1
0
0
Description
Fixed preamble
Fixed preamble
Fixed preamble
DID
SDID
1
0
0
Data count
0
0
User data-words
0
0
User data-words
0
0
User data-words
CCAP Word2 [3:0]
CS [5]
CS [4]
CS [3]
CS [2]
0
0
User data-words
CS [1]
CS [0]
Checksum
The bold values represent Gemstar- or CC-specific values.
Table 91. NTSC CC Data, Full-Byte Mode 1
Byte
0
1
2
3
4
D [9]
0
1
1
0
EP
D [8]
0
1
1
1
EP
D [7]
0
1
1
0
EF
D [6]
0
1
1
1
0
D [5]
0
1
1
0
1
D [4]
0
1
1
0
0
D [3]
0
1
1
0
1
D [2]
0
1
1
0
1
D [1]
0
1
1
0
0
D [0]
0
1
1
0
0
Description
Fixed preamble
Fixed preamble
Fixed preamble
DID
SDID
5
EP
EP
0
0
0
0
0
1
0
0
Data count
0
0
CS [7]
CCAP Word1 [7:0]
CCAP Word2 [7:0]
0
0
0
0
CS [6]
CS [5]
0
0
CS [2]
0
0
0
0
CS [1]
0
0
0
0
CS [0]
User data-words
User data-words
UDW padding 0x200
UDW padding 0x200
Checksum
6
7
8
9
10
1
1
1
CS [8]
0
0
CS [8]
0
0
CS [4]
0
0
CS [3]
The bold values represent Gemstar- or CC-specific values.
Rev. A | Page 73 of 112
ADV7188
Table 92. PAL CC Data, Half-Byte Mode 1
Byte
0
1
2
3
4
D [9]
0
1
1
0
EP
D [8]
0
1
1
1
EP
D [7]
0
1
1
0
EF
D [6]
0
1
1
1
0
D [5]
0
1
1
0
1
D [4]
0
1
1
0
0
5
EP
EP
0
0
0
0
6
EP
EP
0
0
0
CCAP Word1 [7:4]
7
EP
EP
0
0
8
EP
EP
0
0
9
EP
EP
0
0
10
CS [8]
CS [8]
CS [7]
CS [6]
1
D [3]
0
1
1
0
1
D [2]
0
1
1
0
0
D [1]
0
1
1
0
0
D [0]
0
1
1
0
0
Description
Fixed preamble
Fixed preamble
Fixed preamble
DID
SDID
1
0
0
Data count
0
0
User data-words
CCAP Word1 [3:0]
0
0
User data-words
CCAP Word2 [7:4]
0
0
User data-words
CCAP Word2 [3:0]
CS [5]
CS [4]
CS [3]
CS [2]
0
0
User data-words
CS [1]
CS [0]
Checksum
The bold values represent Gemstar- or CC-specific values.
Table 93. PAL CC Data, Full-Byte Mode 1
Byte
0
1
2
3
4
D [9]
0
1
1
0
EP
D [8]
0
1
1
1
EP
D [7]
0
1
1
0
EF
5
EP
EP
0
D [6]
0
1
1
1
0
0
0
0
CS [7]
CCAP Word1 [7:0]
CCAP Word2 [7:0]
0
0
0
0
CS [6]
CS [5]
6
7
8
9
10
1
1
1
CS [8]
0
0
CS [8]
D [5]
0
1
1
0
1
0
D [4]
0
1
1
0
0
0
0
0
CS [4]
D [3]
0
1
1
0
1
D [2]
0
1
1
0
0
D [1]
0
1
1
0
0
D [0]
0
1
1
0
0
Description
Fixed preamble
Fixed preamble
Fixed preamble
DID
SDID
0
1
0
0
Data count
0
0
CS [2]
0
0
0
0
CS [1]
0
0
0
0
CS [0]
User data-words
User data-words
UDW padding 0x200
UDW padding 0x200
Checksum
0
0
CS [3]
The bold values represent Gemstar- or CC-specific values.
NTSC CC Data
Half-byte output mode is selected by setting GDECAD to 0; fullbyte mode is enabled by setting GDECAD to 1. See the GDECAD,
Gemstar Decode Ancillary Data Format, Address 0x4C [0]
section. The data packet formats are shown in Table 90 and
Table 91. Only closed caption data can be embedded in the output
data stream.
NTSC closed caption data is sliced on Line 21 on even and odd
fields. The corresponding enable bit must be set high. See the
GDECEL [15:0], Gemstar Decoding Even Lines, Address 0x48
[7:0], Address 0x49 [7:0] and the GDECOL [15:0], Gemstar
Decoding Odd Lines, Address 0x4A [7:0], Address 0x4B [7:0]
sections.
PAL CC Data
Half-byte output mode is selected by setting GDECAD to 0;
full-byte output mode is selected by setting GDECAD to 1.
See the GDECAD, Gemstar Decode Ancillary Data Format,
Address 0x4C [0] section. Table 92 and Table 93 list the bytes of
the data packet.
PAL closed caption data is sliced from Line 22 and Line 335.
The corresponding enable bits must be set.
Only closed caption data can be embedded in the output data
stream. See the GDECEL [15:0], Gemstar Decoding Even Lines,
Address 0x48 [7:0], Address 0x49 [7:0] and the GDECOL
[15:0], Gemstar Decoding Odd Lines, Address 0x4A [7:0],
Address 0x4B [7:0] sections.
GDECEL [15:0], Gemstar Decoding Even Lines,
Address 0x48 [7:0], Address 0x49 [7:0]
The 16 bits of GDECEL [15:0] are interpreted as a collection of
16 individual lines of decode-enable signals. Each bit refers to a
line of video in an even field. Setting the bit enables the decoder
block trying to find Gemstar or closed caption-compatible data
on that particular line. Setting the bit to 0 prevents the decoder
from trying to retrieve data. See Table 94 and Table 95.
To retrieve closed caption data services on NTSC (Line 284),
GDECEL [11] must be set.
Rev. A | Page 74 of 112
ADV7188
To retrieve closed caption data services on PAL (Line 335),
GDECEL [14] must be set.
Table 95. PAL Line Enable Bits and
Corresponding Line Numbering1
The default value of GDECEL [15:0] is 0x0000. This setting
instructs the decoder not to attempt to decode Gemstar or CC
data from any line in the even field. The user should only enable
Gemstar slicing on lines where VBI data is expected.
Line [3:0]
12
13
14
15
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0
1
2
3
4
5
6
7
8
9
10
11
Table 94. NTSC Line Enable Bits and
Corresponding Line Numbering
line [3:0]
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Line Number
(ITU-R BT.470)
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
273 (10)
274 (11)
275 (12)
276 (13)
277 (14)
278 (15)
279 (16)
280 (17)
281 (18)
282 (19)
283 (20)
284 (21)
285 (22)
286 (23)
287 (24)
288 (25)
Enable Bit
GDECOL [0]
GDECOL [1]
GDECOL [2]
GDECOL [3]
GDECOL [4]
GDECOL [5]
GDECOL [6]
GDECOL [7]
GDECOL [8]
GDECOL [9]
GDECOL [10]
GDECOL [11]
GDECOL [12]
GDECOL [13]
GDECOL [14]
GDECOL [15]
GDECEL [0]
GDECEL [1]
GDECEL [2]
GDECEL [3]
GDECEL [4]
GDECEL [5]
GDECEL [6]
GDECEL [7]
GDECEL [8]
GDECEL [9]
GDECEL [10]
GDECEL [11]
GDECEL [12]
GDECEL [13]
GDECEL [14]
GDECEL [15]
Comment
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar or CC
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar
Gemstar or CC
Gemstar
Gemstar
Gemstar
Gemstar
1
Line Number
(ITU-R BT.470)
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
321 (8)
322 (9)
323 (10)
324 (11)
325 (12)
326 (13)
327 (14)
328 (15)
329 (16)
330 (17)
331 (18)
332 (19)
333 (20)
334 (21)
335 (22)
336 (23)
Enable Bit
GDECOL [0]
GDECOL [1]
GDECOL [2]
GDECOL [3]
GDECOL [4]
GDECOL [5]
GDECOL [6]
GDECOL [7]
GDECOL [8]
GDECOL [9]
GDECOL [10]
GDECOL [11]
GDECOL [12]
GDECOL [13]
GDECOL [14]
GDECOL [15]
GDECEL [0]
GDECEL [1]
GDECEL [2]
GDECEL [3]
GDECEL [4]
GDECEL [5]
GDECEL [6]
GDECEL [7]
GDECEL [8]
GDECEL [9]
GDECEL [10]
GDECEL [11]
GDECEL [12]
GDECEL [13]
GDECEL [14]
GDECEL [15]
Comment
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
CC
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
CC
Not valid
As indicated by the bold rows, two standards can use the same line for VBI
data.
Rev. A | Page 75 of 112
ADV7188
GDECOL [15:0], Gemstar Decoding Odd Lines,
Address 0x4A [7:0], Address 0x4B [7:0]
The 16 bits of the GDECOL [15:0] form a collection of 16 individual line decode enable signals. See Table 94 and Table 95.
To retrieve closed caption data services on NTSC (Line 21),
GDECOL [11] must be set.
The active video content (luminance magnitude) over a line of
video is summed together. At the end of a line, this accumulated
value is compared with a threshold and a decision is made as to
whether a particular line is black. The threshold value needed
may depend on the type of input signal; some control is
provided via LB_TH [4:0].
Detection at the Start of a Field
To retrieve closed caption data services on PAL (Line 22),
GDECOL [14] must be set.
The default value of GDECOL [15:0] is 0x0000. This setting
instructs the decoder not to attempt to decode Gemstar or CC
data from any line in the odd field. The user should only enable
Gemstar slicing on lines where VBI data is expected.
GDECAD, Gemstar Decode Ancillary Data Format,
Address 0x4C [0]
The decoded data from Gemstar-compatible transmissions or
closed caption transmission is inserted into the horizontal
blanking period of the respective line of video. A potential
problem can arise if the retrieved data bytes have the value 0x00
or 0xFF. In an ITU-R BT.656-compatible data stream, these
values are reserved and used only to form a fixed preamble.
The GDECAD bit allows the data to be inserted into the
horizontal blanking period in two ways:
The ADV7188 expects a section of at least six consecutive black
lines of video at the top of a field. Once those lines are detected,
Register LB_LCT [7:0] is updated. Register LB_LCT [7:0] reports
the number of black lines that were actually found. By default,
the ADV7188 starts looking for those black lines in sync with
the beginning of active video, for example, immediately after
the last VBI video line. LB_SL [3:0] allows the user to set the
start of letterbox detection from the beginning of a frame on a
line-by-line basis. The letterbox detection ends in the middle of
the field.
Detection at the End of a Field
The ADV7188 expects at least six continuous lines of black
video at the bottom of a field before reporting the number of
lines actually found via the LB_LCB [7:0] value. The activity
window for letterbox detection (end of field) starts in the middle
of an active field. Its end is programmable via LB_EL [3:0].
Detection at the Midrange
•
Insert all data straight into the data stream, even the reserved
values of 0x00 and 0xFF, if they occur. This may violate the
output data format specification ITU-R BT.1364.
•
Split all data into nibbles and insert the half-bytes over
twice the number of cycles in a 4-bit format.
0 (default)—The data is split into half-bytes and inserted.
Some transmissions of wide-screen video include subtitles
within the lower black box. If the ADV7188 finds at least two
black lines followed by more nonblack video, for example, the
subtitle followed by the remainder of the bottom black block, it
reports a midcount via LB_LCM [7:0]. If no subtitles are found,
LB_LCM [7:0] reports the same number as LB_LCB [7:0].
There is a two-field delay in the reporting of line count parameters.
1—The data is output straight in 8-bit format.
Letterbox Detection
Incoming video signals may conform to different aspect ratios
(16:9 wide-screen or 4:3 standard). For certain transmissions in
the wide-screen format, a digital sequence (WSS) is transmitted
with the video signal. If a WSS sequence is provided, the aspect
ratio of the video can be derived from the digitally decoded bits
that WSS contains.
In the absence of a WSS sequence, letterbox detection can be
used to find wide-screen signals. The detection algorithm
examines the active video content of lines at the start and end of
a field. If black lines are detected, this may indicate that the
currently shown picture is in wide-screen format.
There is no letterbox detected bit. Read the LB_LCT [7:0] and
LB_LCB [7:0] bit values to conclude whether or not the
letterbox type of video is present in the software.
LB_LCT [7:0], Letterbox Line Count Top, Address 0x9B [7:0];
LB_LCM [7:0], Letterbox Line Count Mid, Address 0x9C [7:0];
LB_LCB [7:0], Letterbox Line Count Bottom,
Address 0x9D [7:0]
Table 96. LB_LCx [7:0] Access Information 1
Signal Name
LB_LCT [7:0]
LB_LCM [7:0]
LB_LCB [7:0]
1
Address
0x9B
0x9C
0x9D
This register is a readback register; the default value does not apply.
Rev. A | Page 76 of 112
ADV7188
LB_TH [4:0], Letterbox Threshold Control,
Address 0xDC [4:0]
6
Table 97. LB_TH [4:0] Function
2
LB_TH [4:0]
01100
(default)
01101 to
10000
00000 to
01011
0
4
AMPLITUDE (dB)
Description
Default threshold for detection of black lines.
Increase threshold (need larger active video
content before identifying nonblack lines).
Decrease threshold (even small noise levels can
cause the detection of nonblack lines).
–2
–4
–6
LB_SL [3:0], Letterbox Start Line, Address 0xDD [7:4]
–10
The LB_SL [3:0] bits are set at 0100 by default. For an NTSC
signal, the letterbox detection is from Line 23 to Line 286.
–12
05478-046
–8
2.0
2.5
3.0
3.5
4.0
4.5
5.0
FREQUENCY (MHz)
Figure 44. NTSC IF Compensation Filter Responses
By changing the bits to 0101, the detection starts on Line 24 and
ends on Line 287.
6
LB_EL [3:0], Letterbox End Line, Address 0xDD [3:0]
4
The LB_EL [3:0] bits are set at 1101 by default. This means that
letterbox detection ends with the last active video line. For an
NTSC signal, the detection is from Line 262 to Line 525.
AMPLITUDE (dB)
2
By changing the settings of the bits to 1100, the detection starts
on Line 261 and ends on Line 254.
0
–2
–4
IF Compensation Filter
IFFILTSEL [2:0], IF Filter Select, Address 0xF8 [2:0]
–8
3.0
The IFFILTSEL [2:0] register allows the user to compensate for
SAW filter characteristics on a composite input, such as those
associated with tuner outputs. Figure 44 and Figure 45 show IF
filter compensation for NTSC and PAL.
05478-047
–6
3.5
4.0
4.5
5.0
5.5
6.0
FREQUENCY (MHz)
Figure 45. PAL IF Compensation Filter Responses
I2C Interrupt System
The options for this feature are as follows:
•
Bypass mode (default)
•
NTSC—consists of three filter characteristics
•
PAL—consists of three filter characteristics
The ADV7188 has a comprehensive interrupt register set. This
map is located in the user sub map. See Table 107 for details of
the interrupt register map. Figure 48 describes how to access
this map.
See Table 105 for programming details.
Rev. A | Page 77 of 112
ADV7188
Interrupt Request Output Operation
INTRQ_OP_SEL [1:0], Interrupt Duration Select,
Address 0x40 [1:0], User Sub Map
When an interrupt event occurs, the interrupt pin
INTRQ goes low, with a programmable duration given
by INTRQ_DUR_SEL [1:0]
Table 99. INTRQ_OP_SEL [1:0] Function
INTRQ_OP_SEL [1:0]
00 (default)
01
10
11
INTRQ_DUR_SEL [1:0], Interrupt Duration Select,
Address 0x40 [7:6], User Sub Map
Table 98. INTRQ_DUR_SEL [1:0] Function
INTRQ_DUR_SEL [1:0]
00 (default)
01
10
11
Description
3 XTAL periods
15 XTAL periods
63 XTAL periods
Active until cleared
Description
Open drain
Driven low when active
Driven high when active
Reserved
Multiple Interrupt Events
When the active-until-cleared interrupt duration is selected and the
event that caused the interrupt is no longer in force, the interrupt
persists until it is masked or cleared.
For example, if the ADV7188 loses lock, an interrupt is generated
and the INTRQ pin goes low. If the ADV7188 returns to the
locked state, INTRQ continues to be driven low until the
SD_LOCK bit is either masked or cleared.
If an interrupt event occurs and then another interrupt event
occurs before the system controller has cleared or masked the
first interrupt event, the ADV7188 does not generate a second
interrupt signal. Therefore, the system controller should check
all unmasked interrupt status bits because more than one may
be active.
Macrovision Interrupt Selection Bits
The user can select between pseudosync pulse and color stripe
detection as outlined in Table 100.
MV_INTRQ_SEL [1:0], Macrovision Interrupt Selection
Bits, Address 0x40 [5:4], User Sub Map
Interrupt Drive Level
The ADV7188 resets with open drain enabled and interrupt
masking disabled. Therefore, INTRQ is in a high impedance state after a reset. Either 01 or 10 must be written to
INTRQ_OP_SEL [1:0] for a logic level to be driven out from
the INTRQ pin.
Table 100. MV_INTRQ_SEL [1:0] Function
It is also possible to write to a bit in the ADV7188 that manually
asserts the INTRQ pin. This bit is MPU_STIM_INTRQ.
MV_INTRQ_SEL [1:0]
00
01 (default)
10
11
Description
Reserved
Pseudosync only
Color stripe only
Either pseudosync or color stripe
Additional information about the interrupt system is detailed in
Table 107.
Rev. A | Page 78 of 112
ADV7188
PIXEL PORT CONFIGURATION
The ADV7188 has a very flexible pixel port that can be configured in a variety of formats to accommodate downstream ICs.
Table 101 and Table 102 summarize the various functions that
the ADV7188 pins can have in different modes of operation.
SWPC, Swap Pixel Cr/Cb, Address 0x27 [7]
The order of components, for example, the order of Cr and Cb,
on the output pixel bus can be changed. Refer to the SWPC,
Swap Pixel Cr/Cb, Address 0x27 [7] section. Table 101 indicates
the default positions for the Cr/Cb components.
LLC_PAD_SEL [2:0], LLC1 Output Selection,
Address 0x8F [6:4]
0 (default)—No swapping is allowed.
1—The Cr and Cb values can be swapped.
The following I2C write allows the user to select between LLC1
(nominally at 27 MHz) and LLC2 (nominally at 13.5 MHz).
PIXEL PORT–RELATED CONTROLS
The LLC2 signal is useful for LLC2-compatible wide bus
(16-/20-bit) output modes. See the OF_SEL [3:0], Output Format
Selection, Address 0x03 [5:2] section for additional information.
The LLC2 signal and data on the data bus are synchronized. By
default, the rising edge of LLC1/LLC2 is aligned with the Y data;
the falling edge occurs when the data bus holds C data. The polarity
of the clock, and therefore the Y/C assignments for the clock edges,
can be altered by using the polarity LLC pin.
OF_SEL [3:0], Output Format Selection, Address 0x03 [5:2]
The modes in which the ADV7188 pixel port can be configured
are controlled by OF_SEL [3:0]. See Table 102 for details.
The default LLC frequency output on the LLC1 pin is approximately 27 MHz. For modes that operate with a nominal data
rate of 13.5 MHz (0001, 0010), the clock frequency on the
LLC1 pin stays at the higher rate of 27 MHz. For information
on outputting the nominal 13.5 MHz clock on the LLC1
pin, see the LLC_PAD_SEL [2:0], LLC1 Output Selection,
Address 0x8F [6:4] section.
000 (default)—The output is nominally 27 MHz LLC on the
LLC1 pin.
101—The output is nominally 13.5 MHz LLC on the LLC1 pin.
Table 101. P19 to P0 Output/Input Pin Mapping
Processor, Format, and Mode
Video Output, 8-Bit, 4:2:2
Video Output, 10-Bit, 4:2:2
Video Output, 16-Bit, 4:2:2
Video Output, 20-Bit, 4:2:2
19
18
17
Output of Data Port Pins P [19:0]
14 13 12 11 10 9 8 7
16 15
YCrCb [7:0]
YCrCb [9:0]
Y [7:0]
Y [9:0]
6
5
4
3
2
1
CrCb [7:0]
CrCb [9:0]
Table 102. Standard Definition Pixel Port Modes
Pixel Port Pins P [19:0]
OF_SEL [3:0]
0000
0001
0010
0011 (default)
0110 to 1111
Format
10-Bit at LLC1 4:2:2
20-Bit at LLC2 4:2:2
16-Bit at LLC2 4:2:2
8-Bit at LLC1 4:2:2
Reserved
P [19:12]
YCrCb [9:2]
Y [9:2]
Y [7:0]
YCrCb [7:0]
P [19:10]
P [11:10]
P [9:2]
YCrCb [1:0]
Three-state
Y [1:0]
CrCb [9:2]
Three-state
CrCb [7:0]
Three-state
Three-state
Reserved—do not use
Rev. A | Page 79 of 112
P9 [9:0]
P [1:0]
Three-state
CrCb [1:0]
Three-state
Three-state
0
ADV7188
MPU PORT DESCRIPTION
The ADV7188 supports a 2-wire (I2C-compatible) serial interface. Two inputs, serial data (SDA) and serial clock (SCLK),
carry information between the ADV7188 and the system I2C
master controller. Each slave device is recognized by a unique
address. The ADV7188’s I2C port allows the user to set up and
configure the decoder and then to read back captured VBI data.
The ADV7188 has four possible slave addresses for both read
and write operations, depending on the logic level on the ALSB
pin. These four unique addresses are shown in Table 103. The
ADV7188’s ALSB pin controls Bit 1 of the slave address. By
altering the ALSB, it is possible to control two ADV7188s in an
application without having a conflict with the same slave
address. The LSB (Bit 0) sets either a read or write operation.
Logic 1 corresponds to a read operation; Logic 0 corresponds to
a write operation.
The R/W bit determines the direction of the data. If the first
byte of the LSB is Logic 0, the master writes information to the
peripheral. If the first byte of the LSB is Logic 1, the master reads
information from the peripheral.
Table 103. I2C Address
Stop and start conditions can be detected at any stage during the
data transfer. If these conditions are asserted out of sequence with
normal read and write operations, they cause an immediate
jump to the idle condition. During a given SCLK high period,
the user should issue only one start condition, one stop condition,
or a single stop condition followed by a single start condition. If
an invalid subaddress is issued by the user, the ADV7188 does
not issue an acknowledge and returns to the idle condition.
ALSB
R/W
Slave Address
0
0
1
1
0
1
0
1
0x40
0x41
0x42
0x43
The ADV7188 acts as a standard slave device on the bus. The
data on the SDA pin is eight bits long, supporting the 7-bit
addresses plus the R/W bit. The ADV7188 has 249 subaddresses
to enable access to the internal registers. It therefore interprets
the first byte as the device address and the second byte as the
starting subaddress. The subaddresses autoincrement, allowing
data to be written to or read from the starting subaddress. A
data transfer is always terminated by a stop condition. The user
can also access any subaddress register on a one-by-one basis
without updating all the registers.
To control the device on the bus, a specific protocol must be
followed. First, the master initiates a data transfer by establishing a
start condition, which is defined by a high-to-low transition on
SDA while SCLK remains high. This indicates that an address/data
stream follows. All peripherals respond to the start condition
and shift the next eight bits (7-bit address + R/W bit). The bits
are transferred from MSB down to LSB. The peripheral that
recognizes the transmitted address responds by pulling the
data line low during the ninth clock pulse; this is known as an
acknowledge bit. All other devices withdraw from the bus at
this point and maintain an idle condition. The idle condition is
where the device monitors the SDA and SCLK lines, waiting for
the start condition and the correct transmitted address.
If the highest subaddress is exceeded in autoincrement mode,
the following action is taken:
1.
During a read, the highest subaddress register contents
continue to be output until the master device issues a no
acknowledge. This indicates the end of a read. In a no
acknowledge condition, the SDA line is not pulled low on
the ninth pulse.
2.
During a write, the data for the invalid byte is not loaded into
a subaddress register. Instead, a no acknowledge is issued
by the ADV7188, and the part returns to the idle condition.
SCLOCK
S
1–7
8
9
1–7
8
9
START ADDR R/W ACK SUBADDRESS ACK
1–7
DATA
8
9
P
ACK
STOP
05478-049
SDATA
Figure 46. Bus Data Transfer
S SLAVE ADDR
A(S)
SUB ADDR
A(S)
DATA
LSB = 0
READ
SEQUENCE
S SLAVE ADDR
S = START BIT
P = STOP BIT
A(S)
DATA
A(S)
A(S) P
LSB = 1
SUB ADDR
A(S) S
SLAVE ADDR
A(S) = ACKNOWLEDGE BY SLAVE
A(M) = ACKNOWLEDGE BY MASTER
A(S)
DATA
A(M)
A(S) = NO ACKNOWLEDGE BY SLAVE
A(M) = NO ACKNOWLEDGE BY MASTER
Figure 47. Read and Write Sequence
Rev. A | Page 80 of 112
DATA
A(M) P
05478-050
WRITE
SEQUENCE
ADV7188
REGISTER ACCESSES
I2C SEQUENCER
The MPU can write to and read from all of the ADV7188’s
registers except those that are read only or write only. The
subaddress register determines which register the next read or
write operation accesses. All communications with the part
through the bus start with an access to the subaddress register.
A read/write operation is then performed from/to the target
address, which then increments to the next address until a stop
command on the bus is performed.
An I2C sequencer is used when a parameter exceeds eight bits
and is therefore distributed over two or more I2C registers, for
example, HSB [11:0].
REGISTER PROGRAMMING
The I2C Register Maps section describes each register in terms
of its configuration. After the part has been accessed via the bus
and a read/write operation is selected, the subaddress is set up.
The subaddress register determines to/from which register the
operation takes place. Table 106 and Table 107 list the various
operations controlled by the subaddress register.
As can be seen in Figure 48, the registers in the ADV7188 are
arranged into two maps: the user map (enabled by default) and
the user sub map. The user sub map has controls for the interrupt
and VDP functionality of the ADV7188, and the user map controls
everything else.
The user map and the user sub map consist of a common space
from Address 0x00 to Address 0x3F. Depending on how Bit 5 in
Register 0x0E (SUB_USR_EN) is set, the register map is then
split into two sections.
SUB_USR_EN, Address 0x0E [5]
This bit splits the register map at Register 0x40.
0 (default)—The register map does not split and the user map
is enabled.
When such a parameter is changed using two or more I2C write
operations, the parameter may hold an invalid value for the time
between the first and last I2Cs. In other words, the top bits of
the parameter may hold the new value while the remaining bits
of the parameter still hold the previous value.
To avoid this problem, the I2C sequencer holds the already
updated bits of the parameter in local memory. All bits of the
parameter are updated together after the last register write
operation has completed.
The correct operation of the I2C sequencer relies on the
following:
•
All I2C registers for the parameter in question must be
written to in order of ascending addresses. For example,
for HSB [10:0], write to Address 0x34 first, followed by
Address 0x35.
•
No other I2C can take place between the two (or more) I2C
writes for the sequence. For example, for HSB [10:0], write
to Address 0x34 first immediately followed by Address 0x35.
I2C PROGRAMMING EXAMPLES
A register programming script consisting of I2C programming
examples for all standard modes supported by the ADV7188 is
available from the ADV7188 product page on the Analog Devices
website. The examples provided are applicable to a system with the
analog inputs arranged as shown in Figure 52. The input selection
registers change in accordance with the layout of the PCB.
1—The register map splits and the user sub map is enabled.
USER MAP
USER SUB MAP
ADDRESS 0x0E BIT 5 = 0b
ADDRESS 0x0E BIT 5 = 1b
I2C SPACE
ADDRESSES 0x40 TO 0xFF
I2C SPACE
ADDRESSES 0x40 TO 0x9C
NORMAL REGISTER SPACE
INTERRUPT AND VDP REGISTER SPACE
05478-048
COMMON I2C SPACE
ADDRESSES 0x00 TO 0x3F
Figure 48. Register Access —User Map and User Sub Map
Rev. A | Page 81 of 112
ADV7188
I2C REGISTER MAPS
USER MAP
The collective name for the registers in Table 104 is the user map.
Table 104. User Map Register Details
Address
Dec Hex
0
00
1
01
3
03
4
04
RW
RW
RW
RW
RW
7
VID_SEL.3
7
8
10
11
12
RW
RW
RW
RW
RW
AD_SEC525_EN
CON.7
BRI.7
HUE.7
DEF_Y.5
13
14
15
16
18
19
19
20
21
23
24
25
29
39
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
61
65
72
Register Name
Input Control
Video Selection
Output Control
Extended Output
Control
07 Autodetect Enable
08 Contrast
0A Brightness
0B Hue
0C Default Value Y
0D Default Value C
0E Analog Devices
Control
0F Power Management
10 Status 1
12 Status 2
13 Status 3
13 Analog Control
Internal
14 Analog Clamp
Control
15 Digital Clamp
Control 1
17 Shaping Filter
Control
18 Shaping Filter
Control 2
19 Comb Filter Control
1D Analog Devices
Control 2
27 Pixel Delay Control
2B Misc Gain Control
2C AGC Mode Control
2D Chroma Gain
Control 1
2E Chroma Gain
Control 2
2F Luma Gain Control 1
30 Luma Gain Control 2
31 Vsync Field
Control 1
32 Vsync Field Control 2
33 Vsync Field Control 3
34 Hsync Position
Control 1
35 Hsync Position
Control 2
36 Hsync Position
Control 3
37 Polarity
38 NTSC Comb Control
39 PAL Comb Control
3A ADC Control
3D Manual Window
Control
41 Resample Control
48 Gemstar Control 1
VBI_EN
BT656-4
RW DEF_C.7
6
VID_SEL.2
ENHSPLL
TOD
5
VID_SEL.1
BETACAM
OF_SEL.3
4
VID_SEL.0
OF_SEL.2
AD_SECAM_EN
CON.6
BRI.6
HUE.6
DEF_Y.4
AD_N443_EN
CON.5
BRI.5
HUE.5
DEF_Y.3
DEF_C.6
DEF_C.5
DEF_C.4
SUB_USR_EN
RW RES
R COL_KILL
AD_RESULT.2
R
R PAL_SW_LOCK INTERLACE
W
AD_P60_EN
CON.4
BRI.4
HUE.4
DEF_Y.2
3
INSEL.3
ENVSPROC
OF_SEL.1
TIM_OE
2
INSEL.2
1
INSEL.1
0
INSEL.0
OF_SEL.0
BL_C_VBI
EN_SFL_PIN
AD_PALN_EN
CON.3
BRI.3
HUE.3
DEF_Y.1
AD_PALM_EN
CON.2
BRI.2
HUE.2
DEF_Y.0
DEF_C.3
DEF_C.2
PWRDN
AD_RESULT.1 AD_RESULT.0 FOLLOW_PW
FSC NSTD
LL NSTD
MV AGC DET
STD FLD LEN FREE_RUN_ACT CVBS
RW
PDBP
FSC_LOCK
MV PS DET
SD_OP_50Hz
XTAL_TTL_SEL
AD_NTSC_EN
CON.1
BRI.1
HUE.1
DEF_VAL_AUTO
_EN
DEF_C.1
FB_PWRDN
LOST_LOCK
MVCS T3
GEMD
SD_DUP_AV
RANGE
00000000
11001000
00001100
01xx0101
(Hex)
00
C8
0C
45
AD_PAL_EN
CON.0
BRI.0
HUE.0
DEF_VAL_EN
01111111
10000000
00000000
00000000
00110110
7F
80
00
00
36
DEF_C.0
01111100 7C
00000000 00
IN_LOCK
MVCS DET
INST_HLOCK
CCLEN
RW
DCT.1
DCT.0
RW CSFM.2
CSFM.1
CSFM.0
Reset
Value
00000000
–
–
–
00000000
00
–
–
–
00
00010010 12
0000xxxx 00
RW WYSFMOVR
YSFM.4
YSFM.3
YSFM.2
YSFM.1
YSFM.0
00000001 01
WYSFM.4
WYSFM.3
WYSFM.2
WYSFM.1
WYSFM.0
10010011 93
NSFSEL.1
NSFSEL.0
PSFSEL.1
PSFSEL.0
11110001 F1
00000xxx 00
LTA.1
01011000
11100001
10101110
11110100
RW
RW TRI_LLC
EN28XTAL
RW SWPC
RW
RW
W CAGT.1
AUTO_PDC_EN CTA.2
CKE
LAGC.2
LAGC.1
CAGT.0
CTA.1
W
CMG.7
CMG.6
CMG.5
W LAGT.1
W LMG.7
RW
LAGT.0
LMG.6
LMG.5
RW VSBHO
RW VSEHO
RW
VSBHE
VSEHE
HSB.10
HSB.9
HSB.8
RW HSB.7
HSB.6
HSB.5
HSB.4
RW HSE.7
HSE.6
HSE.5
CTA.0
CMG.11
CMG.10
CAGC.1
CMG.9
LTA.0
PW_UPD
CAGC.0
CMG.8
CMG.4
CMG.3
CMG.2
CMG.1
CMG.0
00000000 00
LMG.4
NEWAVMODE
LMG.11
LMG.3
HVSTIM
LMG.10
LMG.2
LMG.9
LMG.1
LMG.8
LMG.0
1111xxxx F0
xxxxxxxx 00
00010010 12
LAGC.0
58
E1
AE
F4
HSE.10
HSE.9
HSE.8
01000001 41
10000100 84
00000000 00
HSB.3
HSB.2
HSB.1
HSB.0
00000010 02
HSE.4
HSE.3
HSE.2
HSE.1
HSE.0
00000000 00
PF
CCMN.0
CCMP.0
PDN_ADC0
YCMN.2
YCMP.2
PDN_ADC1
YCMN.1
YCMP.1
PDN_ADC2
PCLK
YCMN.0
YCMP.0
PDN_ADC3
00000001
10000000
11000000
00010001
01000011
GDECEL.11
GDECEL.10
GDECEL.9
GDECEL.8
RW PHS
RW CTAPSN.1
RW CTAPSP.1
RW
RW
CTAPSN.0
CTAPSP.0
PVS
CCMN.2
CCMP.2
CCMN.1
CCMP.1
CKILLTHR.2
CKILLTHR.1
CKILLTHR.0
RW
RW GDECEL.15
SFL_INV
GDECEL.14
GDECEL.13
GDECEL.12
Rev. A | Page 82 of 112
01
80
C0
11
43
00000001 01
00000000 00
ADV7188
Address
Dec Hex
73 49
74 4A
75 4B
76 4C
77 4D
78 4E
80 50
81 51
105 69
143 8F
153
154
155
156
157
195
196
220
221
222
223
225
226
227
228
229
230
231
232
233
234
235
99
9A
9B
9C
9D
C3
C4
DC
DD
DE
DF
E1
E2
E3
E4
E5
E6
E7
E8
E9
EA
EB
236
237
237
238
EC
ED
ED
EE
Register Name
Gemstar Control 2
Gemstar Control 3
Gemstar Control 4
Gemstar Control 5
CTI DNR Control 1
CTI DNR Control 2
CTI DNR Control 4
Lock Count
Config 1
Free-Run Line
Length 1
CCAP 1
CCAP 2
Letterbox 1
Letterbox 2
Letterbox 3
ADC Switch 1
ADC Switch 2
Letterbox Control 1
Letterbox Control 2
ST Noise Readback 1
ST Noise Readback 2
SD Offset Cb
SD Offset Cr
SD Saturation CB
SD Saturation Cr
NTSC V bit begin
NTSC V bit end
NTSC F bit toggle
PAL V bit begin
PAL V bit end
PAL F bit toggle
Vblank
Control 1
Vblank Control 2
FB_STATUS
FB_CONTROL1
FB_CONTROL 2
239 EF
FB_CONTROL 3
240
241
243
244
248
249
FB_CONTROL 4
FB_CONTROL 5
AFE_CONTROL 1
Drive Strength
IF Comp Control
VS Mode Control
F0
F1
F3
F4
F8
F9
251 FB
Peaking Control
252 FC
Coring Threshold 2
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
W
7
GDECEL.7
GDECOL.15
GDECOL.7
6
GDECEL.6
GDECOL.14
GDECOL.6
5
GDECEL.5
GDECOL.13
GDECOL.5
4
GDECEL.4
GDECOL.12
GDECOL.4
CTI_C_TH.7
DNR_TH.7
FSCLE
Reserved
CTI_C_TH.6
DNR_TH.6
SRLS
Reserved
LLC_PAD_
SEL_MAN
CCAP1.6
CCAP2.6
LB_LCT.6
LB_LCM.6
LB_LCB.6
ADC1_SW.2
DNR_EN
CTI_C_TH.5
DNR_TH.5
COL.2
Reserved
LLC_PAD_
SEL.1
CCAP1.5
CCAP2.5
LB_LCT.5
LB_LCM.5
LB_LCB.5
ADC1_SW.1
CTI_C_TH.4
DNR_TH.4
COL.1
Reserved
LLC_PAD_
SEL.0
CCAP1.4
CCAP2.4
LB_LCT.4
LB_LCM.4
LB_LCB.4
ADC1_SW.0
LB_SL.3
LB_SL.2
LB_SL.1
LB_TH.4
LB_SL.0
ST_NOISE.7
SD_OFF_CB.7
SD_OFF_CR.7
SD_SAT_CB.7
SD_SAT_CR.7
NVBEGDELO
NVENDDELO
NFTOGDELO
PVBEGDELO
PVENDDELO
PFTOGDELO
NVBIOLCM.1
ST_NOISE.6
SD_OFF_CB.6
SD_OFF_CR.6
SD_SAT_CB.6
SD_SAT_CR.6
NVBEGDELE
NVENDDELE
NFTOGDELE
PVBEGDELE
PVENDDELE
PFTOGDELE
NVBIOLCM.0
ST_NOISE.5
SD_OFF_CB.5
SD_OFF_CR.5
SD_SAT_CB.5
SD_SAT_CR.5
NVBEGSIGN
NVENDSIGN
NFTOGSIGN
PVBEGSIGN
PVENDSIGN
PFTOGSIGN
NVBIELCM.1
ST_NOISE.4
SD_OFF_CB.4
SD_OFF_CR.4
SD_SAT_CB.4
SD_SAT_CR.4
NVBEG.4
NVEND.4
NFTOG.4
PVBEG.4
PVEND.4
PFTOG.4
NVBIELCM.0
RW NVBIOCCM.1
R FB_STATUS.3
W
RW FB_CSC_MAN
NVBIOCCM.0
FB_STATUS.2
NVBIECCM.1 NVBIECCM.0
FB_STATUS.1 FB_STATUS.0
MAN_ALPHA_
VAL.6
FB_SP_
ADJUST.2
MAN_ALPHA_
VAL.5
FB_SP_
ADJUST.1
R
R
R
R
R
RW
RW
RW
RW
R
R
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
CCAP1.7
CCAP2.7
LB_LCT.7
LB_LCM.7
LB_LCB.7
ADC1_SW.3
ADC_SW_MAN
RW FB_SP_
ADJUST.3
RW
RW CNTR_LEVEL.1 CNTR_LEVEL.0 FB_LEVEL.1
RW ADC3_SW.3
ADC3_SW.2
ADC3_SW.1
RW
DR_STR
RW
RW
RW PEAKING_
GAIN.7
RW DNR_TH_2.7
PEAKING_
GAIN.6
DNR_TH_2.6
PEAKING_
GAIN.5
DNR_TH_2.5
3
GDECEL.3
GDECOL.11
GDECOL.3
2
GDECEL.2
GDECOL.10
GDECOL.2
1
GDECEL.1
GDECOL.9
GDECOL.1
CTI_AB.1
CTI_C_TH.3
DNR_TH.3
COL.0
Reserved
CTI_AB.0
CTI_C_TH.2
DNR_TH.2
CIL.2
Reserved
CTI_AB_EN
CTI_C_TH.1
DNR_TH.1
CIL.1
SDM_SEL.1
0
GDECEL.0
GDECOL.8
GDECOL.0
GDECAD
CTI_EN
CTI_C_TH.0
DNR_TH.0
CIL.0
SDM_SEL.0
CCAP1.3
CCAP2.3
LB_LCT.3
LB_LCM.3
LB_LCB.3
ADC0_SW.3
ADC2_SW.3
LB_TH.3
LB_EL.3
ST_NOISE_VLD
ST_NOISE.3
SD_OFF_CB.3
SD_OFF_CR.3
SD_SAT_CB.3
SD_SAT_CR.3
NVBEG.3
NVEND.3
NFTOG.3
PVBEG.3
PVEND.3
PFTOG.3
PVBIOLCM.1
CCAP1.2
CCAP2.2
LB_LCT.2
LB_LCM.2
LB_LCB.2
ADC0_SW.2
ADC2_SW.2
LB_TH.2
LB_EL.2
ST_NOISE.10
ST_NOISE.2
SD_OFF_CB.2
SD_OFF_CR.2
SD_SAT_CB.2
SD_SAT_CR.2
NVBEG.2
NVEND.2
NFTOG.2
PVBEG.2
PVEND.2
PFTOG.2
PVBIOLCM.0
CCAP1.1
CCAP2.1
LB_LCT.1
LB_LCM.1
LB_LCB.1
ADC0_SW.1
ADC2_SW.1
LB_TH.1
LB_EL.1
ST_NOISE.9
ST_NOISE.1
SD_OFF_CB.1
SD_OFF_CR.1
SD_SAT_CB.1
SD_SAT_CR.1
NVBEG.1
NVEND.1
NFTOG.1
PVBEG.1
PVEND.1
PFTOG.1
PVBIELCM.1
CCAP1.0
CCAP2.0
LB_LCT.0
LB_LCM.0
LB_LCB.0
ADC0_SW.0
ADC2_SW.0
LB_TH.0
LB_EL.0
ST_NOISE.8
ST_NOISE.0
SD_OFF_CB.0
SD_OFF_CR.0
SD_SAT_CB.0
SD_SAT_CR.0
NVBEG.0
NVEND.0
NFTOG.0
PVBEG.0
PVEND.0
PFTOG.0
PVBIELCM.0
PVBIOCCM.1
PVBIOCCM.0
PVBIECCM.1
PVBIECCM.0
PEAKING_
GAIN.4
DNR_TH_2.4
VS_COAST_
MODE.1
PEAKING_
GAIN.3
DNR_TH_2.3
CVBS_RGB_SEL
MAN_ALPHA_
VAL.2
FB_EDGE_
SHAPE.2
FB_DELAY.2
CNTR_MODE.0
AA_FILT_EN.2
DR_STR_C.0
IFFILTSEL.2
VS_COAST_
MODE.0
PEAKING_
GAIN.2
DNR_TH_2.2
FB_MODE.1
MAN_ALPHA_
VAL.1
FB_EDGE_
SHAPE.1
FB_DELAY.1
FB_LEVEL.0
ADC3_SW.0
DR_STR.0
FB_INV
MAN_ALPHA_
VAL.3
CNTR_
ENABLE
FB_DELAY.3
CNTR_MODE.1
AA_FILT_EN.3
DR_STR_C
MAN_ALPHA_
VAL.4
FB_SP_
ADJUST.0
Rev. A | Page 83 of 112
AA_FILT_EN.1
DR_STR_S
IFFILTSEL.1
EXTEND_VS_
MIN_FREQ
PEAKING_
GAIN.1
DNR_TH_2.1
Reset
Value
00000000
00000000
00000000
xxxx0000
11101111
00001000
00001000
00100100
00000x00
00000000
(Hex)
00
00
00
00
EF
08
08
24
00
00
–
–
–
–
–
xxxxxxxx
0xxxxxxx
10101100
01001100
----10000000
10000000
10000000
10000000
00100101
00000100
01100011
01100101
00010100
01100011
01010101
–
–
–
–
–
00
00
AC
4C
----80
80
80
80
25
04
63
65
14
63
55
01010101
–
FB_MODE.0 00010000
MAN_ALPHA_ 00000000
VAL.0
FB_EDGE_
01001010
SHAPE.0
FB_DELAY.0 01000100
RGB_IP_SEL 00001100
AA_FILT_EN.0 00000000
DR_STR_S.0 xx010101
IFFILTSEL.0
00000000
EXTEND_VS_ 00000000
MAX_FREQ
PEAKING_
01000000
GAIN.0
DNR_TH_2.0 00000100
55
–
10
00
4A
44
0C
00
15
00
00
40
04
ADV7188
Table 105 provides a detailed description of the registers located in the user map.
Table 105. User Map Detailed Description
Address
0x00
Register
Input Control
Bit Description
INSEL [3:0]. These bits allow the user to
select an input channel and format.
VID_SEL [3:0]. These bits allow the user to
select the input video standard.
0x01
Video Selection
Reserved.
ENVSPROC.
Reserved.
BETACAM. Enable BETACAM levels. This bit
sets the target value for AGC operation.
ENHSPLL.
Reserved.
Bit 1
7 6 5 4 3 2 1 0 Comments
0 0 0 0 CVBS in on AIN1; SCART: G on
AIN6/AIN9, B on AIN4/AIN7,
R on AIN5/AIN8
0 0 0 1 CVBS in on AIN2; SCART: G on
AIN6/AIN9, B on AIN4/AIN7,
R on AIN5/AIN8
0 0 1 0 CVBS in on AIN3; SCART: G on
AIN6/AIN9, B on AIN4/AIN7,
R on AIN5/AIN8
0 0 1 1 CVBS in on AIN4; SCART: G on
AIN9, B on AIN7, R on AIN8
0 1 0 0 CVBS in on AIN5; SCART: G on
AIN9, B on AIN7, R on AIN8
0 1 0 1 CVBS in on AIN6; SCART: G on
AIN9, B on AIN7, R on AIN8
0 1 1 0 Y on AIN1, C on AIN4
0 1 1 1 Y on AIN2, C on AIN5
1 0 0 0 Y on AIN3, C on AIN6
1 0 0 1 Y on AIN1, Pb on AIN4, Pr on AIN5
1 0 1 0 Y on AIN2, Pb on AIN3, Pr on AIN6
1 0 1 1 CVBS in on AIN7; SCART: G on
AIN6, B on AIN4, R on AIN5
1 1 0 0 CVBS in on AIN8; SCART: G on
AIN6, B on AIN4, R on AIN5
1 1 0 1 CVBS in on AIN9; SCART: G on
AIN6, B on AIN4, R on AIN5
1 1 1 0 CVBS in on AIN10; SCART: G on
AIN6/AIN9, B on AIN4/AIN7,
R on AIN5/AIN8
1 1 1 1 CVBS in on AIN11; SCART: G on
AIN6/AIN9, B on AIN4/AIN7,
R on AIN5/AIN8
0 0 0 0
Autodetect PAL (B/G/H/I/D), NTSC
(without pedestal), SECAM
0 0 0 1
Autodetect PAL (B/G/H/I/D), NTSC M
(with pedestal), SECAM
0 0 1 0
Autodetect PAL N, NTSC M
(without pedestal), SECAM
0 0 1 1
Autodetect PAL N, NTSC M (with
pedestal), SECAM
0 1 0 0
NTSC J
0 1 0 1
NTSC M
0 1 1 0
PAL 60
0 1 1 1
NTSC 4.43
1 0 0 0
PAL B/G/H/I/D
1 0 0 1
PAL N (B/G/H/I/D without pedestal)
1 0 1 0
PAL M (without pedestal)
1 0 1 1
PAL M
1 1 0 0
PAL Combination N
1 1 0 1
PAL Combination N
1 1 1 0
SECAM (with pedestal)
1 1 1 1
SECAM (with pedestal)
0 0 0 Set to default
0
Disable vsync processor
1
Enable vsync processor
0
Set to default
0
Standard video input
1
BETACAM input enable
0
Disable hsync processor
1
Enable hsync processor
1
Set to default
Rev. A | Page 84 of 112
Notes
Composite and SCART RGB
(RGB analog input options
selectable via RGB_IP_SEL)
S-video
YPbPr
Composite and SCART RGB
(RGB analog input options
selectable via RGB_IP_SEL)
ADV7188
Address
0x03
0x04
Register
Output Control
Extended Output
Control
0x07
Autodetect Enable
0x08
Contrast Register
0x09
Reserved
Bit 1
Bit Description
7 6 5 4 3 2 1 0 Comments
SD_DUP_AV. This bit duplicates the AV codes
0 AV codes to suit 8-/10-bit
from the luma into the chroma path.
interleaved data output
1 AV codes duplicated for 16-/20-bit
interfaces
Reserved.
0
Set as default
OF_SEL [3:0]. These bits allow the user to
0 0 0 0
10-bit format at LLC1 4:2:2
choose from a set of output formats.
0 0 0 1
20-bit format at LLC2 4:2:2
0 0 1 0
16-bit format at LLC2 4:2:2
0 0 1 1
8-bit format at LLC1 4:2:2
ITU-R BT.656
0 1 0 0
Not used
0 1 0 1
Not used
0 1 1 0
Not used
0 1 1 1
Not used
1 0 0 0
Not used
1 0 0 1
Not used
1 0 1 0
Not used
1 0 1 1
Not used
1 1 0 0
Not used
1 1 0 1
Not used
1 1 1 0
Not used
1 1 1 1
Not used
TOD. Three-state output drivers. This bit
0
Output pins enabled
allows the user to three-state the output
1
Drivers three-stated
drivers: P [19:0], HS, VS, FIELD, and SFL.
VBI_EN. This bit allows VBI data (Lines 1 to 21) 0
All lines filtered and scaled
to be passed through with minimum filtering. 1
Only active video region filtered
RANGE. This bit allows the user to select the
0 16 < Y < 235, 16 < C < 240
range of output values. It can be ITU-R BT.656
1 1 < Y < 254, 1 < C < 254
compliant or fill the whole accessible number
range.
EN_SFL_PIN.
0
SFL output is disabled
1
SFL information output
on the SFL pin
BL_C_VBI. Blank chroma during VBI. When
0
Decode and output color
set, this bit enables data in the VBI region to
1
Blank Cr and Cb
be passed through the decoder undistorted.
TIM_OE. Timing signals output enable.
0
HS, VS, FIELD three-stated
1
HS, VS, FIELD forced active
Reserved.
x x
Reserved.
1
BT.656. ITU-R BT.656-4 enable. This bit allows 0
ITU-R BT.656-3 compatible
the user to select an output mode compatible 1
ITU-R BT.656-4 compatible
with ITU-R BT.656-3 or ITU-R BT.656-4.
AD_PAL_EN. PAL B/G/I/H autodetect enable.
0 Disable
1 Enable
AD_NTSC_EN. NTSC autodetect enable.
0
Disable
1
Enable
AD_PALM_EN. PAL M autodetect enable.
0
Disable
1
Enable
AD_PALN_EN. PAL N autodetect enable.
0
Disable
1
Enable
AD_P60_EN. PAL 60 autodetect enable.
0
Disable
1
Enable
AD_N443_EN. NTSC 443 autodetect enable.
0
Disable
1
Enable
AD_SECAM_EN. SECAM autodetect enable.
0
Disable
1
Enable
Disable
AD_SEC525_EN. SECAM 525 autodetect enable. 0
1
Enable
CON [7:0]. Contrast adjust. This is the user
1 0 0 0 0 0 0 0 Luma gain = 1
control for contrast adjustment.
Reserved.
1 0 0 0 0 0 0 0
Rev. A | Page 85 of 112
Notes
See also TIM_OE and TRI_LLC
ITU-R BT.656
Extended range
SFL output enables connecting
encoder and decoder directly
During VBI
Controlled by TOD bit
0x00 gain = 0
0x80 gain = 1
0xFF gain = 2
ADV7188
Bit 1
7 6 5 4 3 2 1 0 Comments
0 0 0 0 0 0 0 0
Address
0x0A
Register
Brightness Register
Bit Description
BRI [7:0]. These bits control the brightness of
the video signal.
0x0B
Hue Register
0x0C
Default Value Y
HUE [7:0]. These bits contain the value for the 0 0 0 0 0 0 0 0
color hue adjustment.
DEF_VAL_EN. Default value enable.
0 Free-run mode dependent on
DEF_VAL_AUTO_EN
1 Force free-run mode on and
output blue screen
DEF_VAL_AUTO_EN. Default value.
0
Disable free-run mode
1
Enable automatic free-run mode
(blue screen)
DEF_Y [5:0]. Default value Y. These bits hold
0 0 1 1 0 1
Y [7:0] = {DEF_Y [5:0], 0, 0}
the Y default value.
0x0D
Default Value C
DEF_C [7:0]. Default value C. The Cr and Cb
default values are defined in these bits.
0x0E
Analog Devices
Control
Reserved.
SUB_USR_EN. This bit enables the user to
access the user sub map.
0x0F
0 0 0 0 0 Set as default
Access user map
Access user sub map
0 0
Set as default
Reserved.
Power Management Reserved.
0 Set to default
FB_PWRDN.
0
FB input operational
1
FB input in power-saving mode
PDBP. Power-down bit priority. This bit selects
0
Chip power-down controlled by pin
between the PWRDN bit and the PWRDN pin.
1
Bit has priority (pin disregarded)
Reserved.
0 0
Set to default
PWRDN. Power-down. This bit places the
0
System functional
decoder in full power-down mode.
1
Powered down
Reserved.
RES. Chip Reset. This bit loads all I2C bits with
default values.
0x10
0 1 1 1 1 1 0 0 Cr [7:0] = {DEF_C [7:4], 0, 0, 0, 0}
Cb [7:0] = {DEF_C [3:0], 0, 0, 0, 0}
Status Register 1
(Read Only)
0x11
IDENT (Read Only)
0x12
Status Register 2
(Read Only)
0x13
Status Register 3
(Read only)
0
1
Set to default
Normal operation
Start reset sequence
IN_LOCK.
x 1 = in lock (now)
LOST_LOCK.
x
1 = lost lock (since last read)
FSC_LOCK.
x
1 = FSC lock (now)
FOLLOW_PW.
x
1 = peak white AGC mode active
AD_RESULT [2:0]. Autodetection result. These
0 0 0
NTSM M/J
bits report the standard of the input video.
0 0 1
NTSC 443
0 1 0
PAL M
0 1 1
PAL 60
1 0 0
PAL B/G/H/I/D
1 0 1
SECAM
1 1 0
PAL Combination N
1 1 1
SECAM 525
COL_KILL.
x
1 = color kill is active
IDENT [7:0]. These bits provide identification x x x x x x x x
on the revision of the part.
MVCS DET.
x MV color striping detected
MVCS T3.
x
MV color striping type
MV_PS DET.
x
MV pseudosync detected
MV_AGC DET.
x
MV AGC pulses detected
LL_NSTD.
x
Nonstandard line length
FSC_NSTD.
x
FSC frequency nonstandard
Reserved.
x x
INST_HLOCK.
x 1 = horizontal lock achieved
GEMD.
x
1 = Gemstar data detected
When lock is lost, free-run mode can
be enabled to output stable timing,
clock, and a set color.
Default Y value output in free-run
mode.
Default Cb/Cr value output in free-run
mode. Default values give blue screen
output.
See Figure 48.
This bit must be set to 1 for the PWRDN
bit to power down the part.
The PDBP bit must be set to 1 for the
PWRDN bit to power down the part
(see PDBP, 0x0F Bit 2).
0
0
1
SD_OP_50Hz.
CVBS.
Notes
0x00 = 0 mV
0x7F = +204 mV
0x80 = −204 mV
Hue range = −90° to +90°
x
x
Rev. A | Page 86 of 112
SD field rate detect
Result of composite/S-video
autodetection
Executing reset takes approximately
2 ms. This bit is self-clearing.
Provides information about the
internal status of the decoder.
Detected standard.
Color kill.
1 = detected.
0 = Type 2; 1 = Type 3.
1 = detected.
1 = detected.
1 = detected.
1 = detected.
Unfiltered.
When the GEMD bit goes high, it
remains high until the end of the
active video lines in that field.
0 = SD 60 Hz detected;
1 = SD 50 Hz detected.
0 = Y/C; 1 = CVBS.
ADV7188
Address
Register
Analog Control
Internal (Write Only)
0x14
Analog Clamp
Control
0x15
Digital Clamp
Control 1
Bit Description
FREE_RUN_ACT.
STD_FLD_LEN.
INTERLACED.
PAL_SW_LOCK.
Reserved.
XTAL_TTL_SEL.
Reserved.
Reserved.
CCLEN. Current clamp enable. This bit allows
the user to switch off the current sources in
the analog front end.
Reserved.
Reserved.
DCFE. Digital clamp freeze enable.
Bit 1
7 6 5 4 3 2 1 0 Comments
x
1 = free-run mode active
x
1 = field length standard
x
1 = interlaced video detected
x
1 = swinging burst detected
0 0
0
Crystal used to derive
28.63636 MHz clock
1
External TTL level clock supplied
0 0 0 0 0
0 0 1 0 Set to default
0
Current sources switched off
1
Current sources enabled
0 0 0
0
1
DCT [1:0]. Digital clamp timing. These bits
determine the time constant of the digital
fine-clamp circuitry.
0x17
Shaping Filter
Control
Reserved.
YSFM [4:0]. Selects Y-shaping filter mode
when in CVBS only mode. These bits allow
the user to select a wide range of low-pass
and notch filters.
0
0
1
1
0
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Set to default
x x x x Set to default
Disable digital clamp freeze
Enable digital clamp freeze
Slow (TC = 1 sec)
Medium (TC = 0.5 sec)
Fast (TC = 0.1 sec)
TC dependent on video
Set to default
0 0 0 0 Automatically uses wide notch
filter for poor quality sources and
wideband filter with comb for
good quality input
0 0 0 1 Automatically uses narrow notch
filter for poor quality sources and
wideband filter with comb for
good quality input
0 0 1 0 SVHS 1
0 0 1 1 SVHS 2
0 1 0 0 SVHS 3
0 1 0 1 SVHS 4
0 1 1 0 SVHS 5
0 1 1 1 SVHS 6
1 0 0 0 SVHS 7
1 0 0 1 SVHS 8
1 0 1 0 SVHS 9
1 0 1 1 SVHS 10
1 1 0 0 SVHS 11
1 1 0 1 SVHS 12
1 1 1 0 SVHS 13
1 1 1 1 SVHS 14
0 0 0 0 SVHS 15
0 0 0 1 SVHS 16
0 0 1 0 SVHS 17
0 0 1 1 SVHS 18 (CCIR 601)
0 1 0 0 PAL NN 1
0 1 0 1 PAL NN 2
0 1 1 0 PAL NN 3
0 1 1 1 PAL WN 1
1 0 0 0 PAL WN 2
1 0 0 1 NTSC NN1
1 0 1 0 NTSC NN2
1 0 1 1 NTSC NN3
1 1 0 0 NTSC WN 1
1 1 0 1 NTSC WN 2
1 1 1 0 NTSC WN 3
1 1 1 1 Reserved
Rev. A | Page 87 of 112
Notes
Blue screen output
Correct field length found
Field sequence found
Reliable swinging burst sequence
Decoder selects optimum Y-shaping
filter depending on CVBS quality.
If one of these modes is selected, the
decoder does not change filter modes.
A fixed filter response (the one selected)
is used regardless of video quality.
ADV7188
Address
Register
Bit Description
CSFM [2:0]. C-shaping filter mode. These
bits allow selection from a range of lowpass chrominance filters, SH1to SH5, and
wideband mode.
Bit 1
7 6 5 4 3 2 1 0 Comments
0 0 0
Automatic selection of 15 MHz
0 0 1
Automatic selection of 2.17 MHz
0
0
1
1
1
1
0x18
Shaping Filter
Control 2
1
1
0
0
1
1
0
1
0
1
0
1
WYSFM [4:0]. Wideband Y-shaping filter
mode. These bits allow the user to select
which Y-shaping filter is used for the Y
component of Y/C, YPbPr, B/W input signals;
it is also used when a good quality input
CVBS signal is detected. For all other inputs,
the Y-shaping filter chosen is controlled by
YSFM [4:0].
Reserved.
WYSFMOVR. Enables the use of the manual
WYSFM filter selection.
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
~
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
~
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
~
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
~
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
~
1
0
0
1
1
0
1
0
1
0 0
0
1
0x19
Comb Filter Control
PSFSEL [1:0]. These bits control the signal
bandwidth that is fed to the comb filters (PAL).
NSFSEL [1:0]. These bits control the signal
bandwidth that is fed to the comb filters (NTSC).
0x1D
0x27
ADI Control 2
Pixel Delay Control
0
0
1
1
0
1
0
1
Reserved.
Reserved.
EN28XTAL.
1 1 1 1
0 0 0 x x
0
1
0
TRI_LLC.
1
LTA [1:0]. Luma timing adjust. These bits allow
0
the user to specify a timing difference between
0
chroma and luma samples.
1
1
Reserved.
0
Rev. A | Page 88 of 112
x
0
1
0
1
SH1
SH2
SH3
SH4
SH5
Wideband mode
Reserved; do not use
Reserved; do not use
SVHS 1
SVHS 2
SVHS 3
SVHS 4
SVHS 5
SVHS 6
SVHS 7
SVHS 8
SVHS 9
SVHS 10
SVHS 11
SVHS 12
SVHS 13
SVHS 14
SVHS 15
SVHS 16
SVHS 17
SVHS 18 (CCIR 601)
Reserved; do not use
Reserved; do not use
Reserved; do not use
Set to default
Automatic selection of best
wideband Y-shaping filter
Manual selection of filter using
WYSFM [4:0]
Narrow
Medium
Wide
Widest
Narrow
Medium
Medium
Wide
Set as default
Set to default
Use 27 MHz crystal
Use 28.63636 MHz crystal
LLC pin active
LLC pin three-stated
No delay
Luma one clock (37 ns) delayed
Luma two clock (74 ns) early
Luma one clock (37 ns) early
Set to 0
Notes
Automatically selects optimum
C-shaping filter for the specified
bandwidth, based on video quality.
Applies to both LLC1 and LLC2.
CVBS mode LTA [1:0] = 00b
S-video mode LTA [1:0] = 01b
YPrPb mode LTA [1:0] = 01b
ADV7188
Address
Register
Bit Description
CTA [2:0]. Chroma timing adjust. These bits
allow a specified timing difference between
the luma and chroma samples.
AUTO_PDC_EN. This bit automatically
programs the LTA/CTA values to align luma
and chroma at the output for all modes of
operation.
SWPC. This bit allows the Cr and Cb samples
to be swapped.
0x2B
Miscellaneous
Gain Control
7 6 5
0
0
0
0
1
1
1
1
0
1
0
1
PW_UPD. Peak white update. This bit
determines the rate of gain change.
Reserved.
CKE. Color-kill enable. This bit allows the
color-kill function to be switched on and off.
0x2C
AGC Mode Control
Reserved.
1
CAGC [1:0]. Chroma automatic gain control.
These bits select the basic mode of operation
for the AGC in the chroma path.
Reserved.
LAGC [2:0]. Luma automatic gain control.
These bits select the mode of operation for
the gain control in the luma path.
0x2D
0x2E
0x2F
0x30
1
0
1
0
0
0
0
1
1
1
1
Reserved.
1
CG [11:8]/CMG [11:8]. Chroma manual gain.
These bits can be used to program a desired
manual chroma gain. Reading back from these
bits in AGC mode gives the current gain.
Reserved.
CAGT [1:0]. Chroma automatic gain timing.
0 0
These bits allow adjustment of the chroma
0 1
AGC tracking speed.
1 0
1 1
Chroma Gain
CG [7:0]/CMG [7:0]. Lower eight bits of chroma 0 0
Control 2
manual gain. See CG [11:8]/CMG [11:8] for
description.
Luma Gain Control 1 LG [11:8]/LMG [11:8]. Luma manual gain.
These bits can be used to program a desired
manual chroma gain or to read back the actual
gain value used.
Reserved.
0 0
LAGT [1:0]. Luma automatic gain timing.
These bits allow adjustment of the luma AGC 0 1
tracking speed.
1 0
1 1
Luma Gain Control 2 LG [7:0]/LMG [7:0]. Luma manual gain. These x x
bits can be used to program a desired manual
chroma gain or to read back the actual gain
value used.
Chroma Gain
Control 1
0
0
1
1
0
0
1
1
Bit 1
4 3 2 1 0 Comments
0 0
Not a valid setting
0 1
Chroma + two pixels (early)
1 0
Chroma + one pixel (early)
1 1
No delay
0 0
Chroma − one pixel (delayed)
0 1
Chroma − two pixels (delayed)
1 0
Chroma −three pixels (delayed)
1 1
Not a valid setting
Use values in LTA [1:0] and CTA [2:0]
for delaying luma and chroma
LTA and CTA values determined
automatically
No swapping
Swap the Cr and Cb output samples
0 Update once per video line
1 Update once per field
0 0 0 0
Set to default
Color kill disabled
Color kill enabled
Set to default
0 0 Manual fixed gain
0 1 Use luma gain for chroma
1 0 Automatic gain
1 1 Freeze chroma gain
1 1
Set to 1
0
Manual fixed gain
1
Reserved
0
AGC peak white algorithm enabled
1
Reserved
0
AGC peak white algorithm disabled
1
Reserved
0
Reserved
1
Freeze gain
Set to 1
0 1 0 0
Set to 1
Slow (TC = 2 sec)
Medium (TC = 1 sec)
Fast (TC = 0.2 sec)
Adaptive
0 0 0 0 0 0 CMG [11:0] = 750d, gain is 1 in
NTSC; CMG [11:0] = 741d, gain
is 1 in PAL
x x x x LAGC [2:0] settings decide in
which mode LMG [11:0] operates
Notes
CVBS mode CTA [2:0] = 011b
S-video mode CTA [2:0] = 101b
YPrPb mode CTA [2:0] = 110b
Peak white must be enabled (see
LAGC [2:0])
For SECAM color kill, threshold is set at
8% (see CKILLTHR [2:0])
Use CMG [11:0]
Based on color burst
Use LMG [11:0]
Blank level to sync tip
Blank level to sync tip
Blank level to sync tip
CAGC [1:0] must be set to 00 (manual
fixed gain) to use CMG [11:0].
1 1
Set to 1
Slow (TC = 2 sec)
Medium (TC = 1 sec)
Fast (TC = 0.2 sec)
Adaptive
x x x x x x LMG [11:0] = 1128d, gain is 1 in
NTSC; LMG [11:0] = 1222d, gain
is 1 in PAL
Has an effect only if CAGC [1:0] is set
to 10 (automatic gain).
Minimum value is 0d (G = −60 dB;
maximum value is 3750d (G = +5 dB).
1 1
Rev. A | Page 89 of 112
Only has an effect if LAGC [2:0] is set to
010 or 100 (autogain).
Minimum value of NTSC is 1024
(G = 0.90) and of PAL is 1024 (G = 0.84);
Maximum value of NTSC is 4095
(G = 3.63) and of PAL is 4095 (G = 3.35).
ADV7188
Address
0x31
Register
Vsync Field
Control 1
0x32
Vsync Field
Control 2
0x33
Vsync Field
Control 3
0x34
Hsync Position
Control 1
0x35
Hsync Position
Control 2
0x36
Hsync Position
Control 3
Polarity
0x37
Bit 1
Bit Description
7 6 5 4 3 2 1 0 Comments
Reserved.
0 1 0 Set to default
HVSTIM. This bit selects where within a line of
0
Start of line relative to HSE
video the VS signal is asserted.
1
Start of line relative to HSB
NEWAVMODE. Sets the EAV/SAV mode.
0
EAV/SAV codes generated to suit
ADI encoders
1
Manual VS/FIELD position
controlled by Registers 0x32, 0x33,
and 0xE5 to 0xEA
Reserved.
0 0 0
Set to default
Reserved.
0 0 0 0 0 1 Set to default
0
VS goes high in the middle of the
VSBHE.
line (even field)
1
VS changes state at the start of the
line (even field)
VSBHO.
0
VS goes high in the middle of the
line (odd field)
1
VS changes state at the start of the
line (odd field)
Reserved.
0 0 0 1 0 0 Set to default
VSEHE.
0
VS goes low in the middle of the
line (even field)
1
VS changes state at the start of the
line (even field)
VSEHO.
0
VS goes low in the middle of the
line (odd field)
1
VS changes state at the start of the
line (odd field)
HSE [10:8]. HS end. These bits allow the posi0 0 0 HS output ends HSE [10:0] pixels
tioning of the HS output within the video line.
after the falling edge of hsync
Reserved.
HSB [10:8]. HS begin. These bits allow the positioning of the HS output within the video line.
Reserved.
HSB [7:0]. Using HSB [10:0] and HSE [10:0]
(see Register 0x34), the user can program the
position and length of the HS output signal.
HSE [7:0]. See Registers 0x34 and 0x35.
0
0 0 0
0
0 0 0 0 0 0 1 0
0 0
0
1
Reserved.
PVS. Sets the VS polarity.
NTSC Comb Control
YCMN [2:0]. Luma comb mode NTSC.
NEWAVMODE bit must be set high.
NEWAVMODE bit must be set high.
Using HSB and HSE, the user can
program the position and length of
the output hsync.
Set to 0
HS output starts HSB [10:0] pixels
after the falling edge of hsync
Set to 0
0 Invert polarity
1 Normal polarity, as per the timing
diagrams (Figure 2 to Figure
4)
Reserved.
PF. Sets the FIELD polarity.
0x38
HSE = hsync end.
HSB = hsync begin.
0 0 0 0 0 0 0 0
PCLK. Sets the polarity of LLC.
Reserved.
PHS. Sets the HS polarity.
Notes
0
0
1
0
0
1
0
1
1
1
1
0
0
0
1
1
Rev. A | Page 90 of 112
0
0
1
0
1
Set to 0
Active high
Active low
Set to 0
Active high
Active low
Set to 0
Active high
Active low
Adaptive 3-line, 3-tap luma
Use low-pass notch
Fixed luma comb (two lines)
Fixed luma comb (three lines)
Fixed luma comb (two lines)
Sets the polarity of LLC on both LLC1
and LLC2.
Top lines of memory.
All lines of memory.
Bottom lines of memory.
ADV7188
Address
Register
Bit Description
CCMN [2:0]. Chroma comb mode NTSC.
CTAPSN [1:0]. Chroma comb taps NTSC.
0x39
PAL Comb Control
YCMP [2:0]. Luma comb mode PAL.
CCMP [2:0]. Chroma comb mode PAL.
CTAPSP [1:0]. Chroma comb taps PAL.
0x3A
ADC Control
PWRDN_ADC_3. This bit enables powerdown of ADC3.
PWRDN_ADC_2. This bit enables powerdown of ADC2.
PWRDN_ADC_1. This bit enables powerdown of ADC1.
PWRDN_ADC_0. This bit enables powerdown of ADC0.
0x3D
Manual Window
Control
Reserved.
Reserved.
CKILLTHR [2:0]. Color-kill threshold.
Reserved.
Bit 1
7 6 5 4 3 2 1 0 Comments
0 0 0
Adaptive 3-line for CTAPSN = 01
Adaptive 4-line for CTAPSN = 10
Adaptive 5-line for CTAPSN = 11
1 0 0
Disable chroma comb
1 0 1
Fixed 2-line for CTAPSN = 01
Fixed 3-line for CTAPSN = 10
Fixed 4-line for CTAPSN = 11
1 1 0
Fixed 3-line for CTAPSN = 01
Fixed 4-line for CTAPSN = 10
Fixed 5-line for CTAPSN = 11
1 1 1
Fixed 2-line for CTAPSN = 01
Fixed 3-line for CTAPSN = 10
Fixed 4-line for CTAPSN = 11
0 0
Not used
0 1
Adapts three lines to two lines
1 0
Adapts five lines to three lines
1 1
Adapts five lines to four lines
0 0 0 Adaptive 5-line, 3-tap luma comb
1 0 0 Use low-pass notch
1 0 1 Fixed luma comb (three lines)
1 1 0 Fixed luma comb (five lines)
1 1 1 Fixed luma comb (three lines)
0 0 0
Adaptive 3-line for CTAPSP = 01
Adaptive 4-line for CTAPSP = 10
Adaptive 5-line for CTAPSP = 11
1 0 0
Disable chroma comb
1 0 1
Fixed 2-line for CTAPSP = 01
Fixed 3-line for CTAPSP = 10
Fixed 4-line for CTAPSP = 11
1 1 0
Fixed 3-line for CTAPSP = 01
Fixed 4-line for CTAPSP = 10
Fixed 5-line for CTAPSP = 11
1 1 1
Fixed 2-line for CTAPSP = 01
Fixed 3-line for CTAPSP = 10
Fixed 4-line for CTAPSP = 11
0 0
Not used
0 1
Adapts five lines to two lines
(two taps)
1 0
Adapts five lines to three lines
(three taps)
1 1
Adapts five lines to four lines
(four taps)
0 ADC3 normal operation
1 Power down ADC3
0
ADC2 normal operation
1
Power down ADC2
0
ADC1 normal operation
1
Power down ADC1
0
ADC0 normal operation
1
Power down ADC0
0 0 0 1
Set as default
0 0 1 1 Set to default
0 0 0
Kill at 0.5%
0 0 1
Kill at 1.5%
0 1 0
Kill at 2.5%
0 1 1
Kill at 4.0%
1 0 0
Kill at 8.5%
1 0 1
Kill at 16.0%
1 1 0
Kill at 32.0%
1 1 1
Reserved
0
Set to default
Rev. A | Page 91 of 112
Notes
Top lines of memory.
All lines of memory.
Bottom lines of memory.
Top lines of memory.
All lines of memory.
Bottom lines of memory.
Top lines of memory
All lines of memory
Bottom lines of memory
CKE = 1 enables the color-kill function
and must be enabled for CKILLTHR [2:0]
to take effect. (See Table 48 for kill
thresholds for SECAM.)
ADV7188
Address
0x41
Register
Resample Control
Bit Description
Reserved.
SFL_INV. This bit controls the behavior of the
PAL switch bit.
0x48
0x49
Gemstar Control 1
Gemstar Control 2
Reserved.
GDECEL [15:8]. See the Comments column.
GDECEL [7:0]. See the Comments column.
0x4A
Gemstar Control 3
GDECOL [15:8]. See the Comments column.
0x4B
Gemstar Control 4
GDECOL [7:0]. See the Comments column.
0x4C
Gemstar Control 5
0x4D
CTI DNR Control 1
GDECAD. This bit controls the manner in
which decoded Gemstar data is inserted into
the horizontal blanking period.
Reserved.
CTI_EN. CTI enable.
Bit 1
7 6 5 4 3 2 1 0 Comments
0 0 0 0 0 1 Set to default
0
SFL compatible with ADV717x and
ADV73xx encoders
1
SFL compatible with ADV7190/
ADV7191/ADV7194 encoders
0
Set to default
0 0 0 0 0 0 0 0 GDECEL [15:0]. The 16 individual
0 0 0 0 0 0 0 0 enable bits that select the lines of
video (even field Lines 10 to 25)
that the decoder checks for
Gemstar-compatible data.
0 0 0 0 0 0 0 0 GDECOL [15:0]. The 16 individual
enable bits that select the lines of
video (odd field Lines 10 to 25)
0 0 0 0 0 0 0 0 that the decoder checks for
Gemstar-compatible data.
0 Split data into half byte
1 Output in straight 8-bit format
x x x x 0 0 0
Undefined
0 Disable CTI
1 Enable CTI
0
Disable CTI alpha blender
1
Enable CTI alpha blender
CTI_AB_EN. CTI alpha blend enable. This bit
enables the mixing of the transient improved
chroma with the original signal.
CTI_AB [1:0]. CTI alpha blend control. These
bits control the behavior of the alpha-blend
circuitry.
0
0
1
1
Reserved.
DNR_EN. This bit enables or bypasses the
DNR block.
0x4E
CTI DNR Control 2
0x50
CTI DNR Control 4
0x51
Lock Count
Reserved.
CTI_C_TH [7:0]. CTI chroma threshold. These
bits specify how big the amplitude step must
be to be steepened by the CTI block.
DNR_TH [7:0]. DNR threshold. These bits
specify the maximum edge that is interpreted
as noise and is therefore blanked.
CIL [2:0]. Count-into-lock. These bits determine
the number of lines the system must remain
in lock before reporting a locked status.
0
0
1
1 1
0 0 0 0 1 0 0 0
Sharpest mixing
Sharp mixing
Smooth mixing
Smoothest mixing
Set to default
Bypass the DNR block
Enable the DNR block
Set to default
0 0 0 0 1 0 0 0 Set to 0x04 for A/V input; set to
0x0A for tuner input
0
0
0
0
1
1
1
1
COL [2:0]. Count-out-of-lock. These bits
determine the number of lines the system
must remain out-of-lock before reporting
an unlocked status
0
0
0
0
1
1
1
1
SRLS. Select raw lock signal. Selects the
source for determining the lock status.
FSCLE. FSC lock enable.
0
1
0
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
Rev. A | Page 92 of 112
0
1
0
1
0
1
0
1
1 line of video
2 lines of video
5 lines of video
10 lines of video
100 lines of video
500 lines of video
1000 lines of video
100,000 lines of video
1 line of video
2 lines of video
5 lines of video
10 lines of video
100 lines of video
500 lines of video
1000 lines of video
100,000 lines of video
Over field with vertical information
Line-to-line evaluation
Lock status set only by
horizontal lock
Lock status set by horizontal lock
and subcarrier lock.
Notes
LSB = Line 10; MSB = Line 25.
Default = do not check for Gemstarcompatible data on any lines
(Lines 10 to 25) in even fields
LSB = Line 10; MSB = Line 25.
Default = do not check for Gemstarcompatible data on any lines
(Lines 10 to 25) in odd fields.
To avoid 0x00 and 0xFF codes.
ADV7188
Address
0x69
Register
Configuration 1
0x86
STDI Control
0x8F
Free-Run Line
Length 1
0x99
CCAP1 (Read Only)
0x9A
CCAP2 (Read Only)
0x9B
Letterbox 1
(Read Only)
Letterbox 2
(Read Only)
0x9C
0x9D
Letterbox 3
(Read Only)
0xB1
Standard Ident 1
(Read Only)
0xB2
Standard Ident 2
(Read Only)
0xB3
Standard Ident 3
(Read Only)
0xB4
Standard Ident 4
(Read Only)
ADC Switch 1
0xC3
Bit Description
SDM_SEL [1:0]. Y/C and CVBS autodetect
mode select.
Bit 1
7 6 5 4 3 2 1
0
0
1
0
0
1
0
Comments
Notes
INSEL selects analog input muxing
Composite—AIN11
S-video—Y on AIN10 and C on
AIN12
1 1 Composite/S-video autodetect
Composite on AIN11
Y on AIN11
C on AIN12
Reserved.
Reserved.
STDI_LINE_COUNT_MODE.
0 0 0 0 0 x
0 1 1 Reserved
0
Disables STDI functionality
1
Enables STDI functionality
Reserved.
0 0 x 0
Reserved.
0 0 0 0 Set to default
LLC_PAD_SEL [2:0]. These bits enable manual
0 0 0
LLC1 (nominally 27 MHz) selected
selection of a clock for the LLC1 pin.
output on LLC1 pin
1 0 1
LLC2 (nominally 13.5 MHz)
selected output on LLC1 pin
Reserved.
0
Set to default
CCAP1 [7:0]. Closed caption data bits.
x x x x x x x x CCAP1 [7] contains parity bit for
Byte 0
CCAP2 [7:0]. Closed caption data bits.
x x x x x x x x CCAP2 [7] contains parity bit for
Byte 0
LB_LCT [7:0]. Letterbox data register.
x x x x x x x x Reports the number of black lines
detected at the top of active video
LB_LCM [7:0]. Letterbox data register.
x x x x x x x x Reports the number of black
lines detected in the bottom
half of active video if subtitles
are detected
LB_LCB [7:0]. Letterbox data register.
x x x x x x x x Reports the number of black
lines detected at the bottom
of active video
BL [13:8]. Block length data register.
x x x x x x BL [13:0] reports the number of
clock cycles in a block of eight
lines of incoming video
Reserved
x
Reserved
STDI_DVALID. Standard identification data
0
Indicates that BL [13:0], LCF [10:0],
valid readback.
and LCVS [4:0] are not valid
parameters
1
Indicates that BL [13:0], LCF [10:0],
and LCVS [4:0] are valid parameters
BL [7:0]. Block length data register.
x x x x x x x x BL [13:0] reports the number of
clock cycles in a block of eight
lines of incoming video
LCF [10:8]. Line count in field.
x x x Reports the number of lines
between two vsyncs or one field
LCVS [4:0].
x x x x x
Reports the number of lines within
a vertical synchronization period
LCF [7:0].
x x x x x x x x
ADC0_SW [3:0]. Manual muxing control
for ADC0.
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
Rev. A | Page 93 of 112
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
No connection
AIN1
AIN2
AIN3
AIN4
AIN5
AIN6
No connection
No connection
AIN7
AIN8
AIN9
AIN10
AIN11
AIN12
No connection
For 16-bit 4:2:2 out, OF_SEL [3:0] = 0010.
Only for use with VBI System 2
Only for use with VBI System 2
This feature examines the active video
at the start and end of each field.,
enabling format detection even if
the video is not accompanied by a
CGMS or WSS sequence.
Data is valid only if STDI_DVALID is 1 and
STDI_LINE_COUNT_MODE is set to 1.
Data is valid only if STDI_DVALID is 1 and
STDI_LINE_COUNT_MODE is set to 1.
Data is valid only if STDI_DVALID is 1 and
STDI_LINE_COUNT_MODE is set to 1.
Data is valid only if STDI_DVALID is 1 and
STDI_LINE_COUNT_MODE is set to 1.
Set ADC_SW_MAN_EN to 1
ADV7188
Address
Register
Bit Description
ADC1_SW [3:0]. Manual muxing control
for ADC1.
0xC4
ADC Switch 2
ADC2_SW [3:0]. Manual muxing control
for ADC2.
Reserved.
ADC_SW_MAN_EN. This bit enables manual
setting of the input signal muxing.
0xDC
Letterbox Control 1
0xDD
Letterbox Control 2
LB_TH [4:0]. These bits set the threshold
value that determines if a line is black.
Reserved.
LB_EL [3:0]. These bits program the end
line of letterbox detection (end of field).
LB_SL [3:0]. These bits program the start
line of letterbox detection (start of field).
0xDE
7
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
Bit 1
4 3
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
x x x
6
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
5
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
1 0 1
0 1 0
ST Noise Readback 1 ST_NOISE [10:8]. Sync tip noise measurement.
(Read Only)
ST_NOISE_VLD.
2 1 0 Comments
No connection
No connection
No connection
AIN3
AIN4
AIN5
AIN6
No connection
No connection
No connection
No connection
AIN9
AIN10
AIN11
AIN12
No connection
0 0 0 No connection
0 0 1 No connection
0 1 0 AIN2
0 1 1 No connection
1 0 0 No connection
1 0 1 AIN5
1 1 0 AIN6
1 1 1 No connection
0 0 0 No connection
0 0 1 No connection
0 1 0 AIN8
0 1 1 No connection
1 0 0 No connection
1 0 1 AIN11
1 1 0 AIN12
1 1 1 No connection
Disable
Enable
0 1 1 0 0 Default threshold for the
detection of black lines.
Set as default
1 1 0 0 Letterbox detection ends with the
last line of active video on a field,
1100b: 262/525
0
Letterbox detection aligned
with the start of active video,
0100b: 23/286 NTSC
x x x
x
1 = ST_NOISE [10:0] measurement
is valid;
0 = ST_NOISE [10:0] measurement
is invalid
x
x x x x x
0xDF
Reserved.
ST Noise Readback 2 ST_NOISE [7:0]. See ST_NOISE [10:0].
(Read Only)
x x x
x x x
0xE1
SD Offset Cb
1 0 0 0 0 0 0 0
0xE2
SD Offset Cr
0xE3
SD Saturation Cb
0xE4
SD Saturation Cr
SD_OFF_CB [7:0]. These bits adjust the hue
by selecting the offset for the Cb channel.
SD_OFF_CR [7:0]. These bits adjust the hue
by selecting the offset for the Cr channel.
SD_SAT_CB [7:0]. These bits adjust the
saturation of the picture by affecting gain on
the Cb channel.
SD_SAT_CR [7:0]. These bits adjust the
saturation of the picture by affecting gain on
the Cr channel.
1 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 Chroma gain = 0 dB
1 0 0 0 0 0 0 0 Chroma gain = 0 dB
Rev. A | Page 94 of 112
Notes
Set ADC_SW_MAN_EN to 1
Set ADC_SW_MAN_EN to 1
ADV7188
Address
0xE5
Register
NTSC V Bit Begin
0xE6
NTSC V Bit End
0xE7
NTSC F Bit Toggle
0xE8
PAL V Bit Begin
0xE9
PAL V Bit End
0xEA
PAL F Bit Toggle
Bit Description
NVBEG [4:0]. Number of lines after lCOUNT
rollover to set V high.
NVBEGSIGN.
Bit 1
7 6 5 4 3 2 1 0 Comments
0 0 1 0 1 NTSC default (ITU-R BT.656)
0
Set to low when manual
programming
1
Not suitable for user
programming
NVBEGDELE. This bit delays the V bit going
0
No delay
high by one line relative to NVBEG (even field).
1
Additional delay by one line
NVBEGDELO. This bit delays the V bit going
0
No delay
high by one line relative to NVBEG (odd field). 1
Additional delay by one line
NVEND [4:0]. These bits control the number
0 0 1 0 0 NTSC default (ITU-R BT.656)
of lines after lCOUNT rollover to set V low.
NVENDSIGN.
0
Set to low when manual
programming
1
Not suitable for user
programming
0
No delay
NVENDDELE. This bit delays the V bit going
low by one line relative to NVEND (even field).
1
Additional delay by one line
0
No delay
NVENDDELO. This bit delays the V bit going
low by one line relative to NVEND (odd field). 1
Additional delay by one line
NFTOG [4:0]. These bits control the number
0 0 0 1 1 NTSC default
of lines after lCOUNT rollover to toggle F signal.
NFTOGSIGN.
0
Set to low when manual
programming
1
Not suitable for user
programming
NFTOGDELE. This bit delays the F transition
0
No delay
by one line relative to NFTOG (even field).
1
Additional delay by one line
NFTOGDELO. This bit delays the F transition
0
No delay
by one line relative to NFTOG (odd field).
1
Additional delay by one line
PVBEG [4:0]. These bits control the number of
0 0 1 0 1 PAL default (ITU-R BT.656)
lines after lCOUNT rollover to set V high.
PVBEGSIGN.
0
Set to low when manual
programming
1
Not suitable for user
programming
PVBEGDELE. This bit delays the V bit going
0
No delay
high by one line relative to PVBEG (even field).
1
Additional delay by one line
PVBEGDELO. This bit delays the V bit going
0
No delay
high by one line relative to PVBEG (odd field). 1
Additional delay by one line
PVEND [4:0]. These bits control the number of
1 0 1 0 0 PAL default (ITU-R BT.656)
lines after lCOUNT rollover to set the V bit low.
PVENDSIGN.
0
Set to low when manual
programming
1
Not suitable for user
programming
PVENDDELE. This bit delays the V bit going
0
No delay
low by one line relative to PVEND (even field).
1
Additional delay by one line
PVENDDELO. This bit delays the V bit going
0
No delay
low by one line relative to PVEND (odd field). 1
Additional delay by one line
PFTOG [4:0]. These bits control the number of
0 0 0 1 1 PAL default (ITU-R BT.656)
lines after lCOUNT rollover to toggle the F signal.
PFTOGSIGN.
0
Set to low when manual
programming
1
Not suitable for user
programming
PFTOGDELE. This bit delays the F transition
0
No delay
by one line relative to PFTOG (even field).
1
Additional delay by one line
PFTOGDELO. This bit delays the F transition
0
No delay
by one line relative to PFTOG (odd field).
1
Additional delay by one line
Rev. A | Page 95 of 112
Notes
ADV7188
Address
0xEB
Register
V Blank Control 1
Bit Description
PVBIELCM [1:0]. PAL VBI even field
luma comb mode.
PVBIOLCM [1:0]. PAL VBI odd field
luma comb mode.
NVBIELCM [1:0]. NTSC VBI even field
luma comb mode.
NVBIOLCM [1:0]. NTSC VBI odd field
luma comb mode.
0xEC
V Blank Control 2
PVBIECCM [1:0]. PAL VBI even field
chroma comb mode.
Bit 1
7 6 5 4 3 2 1
0
0
1
1
0 0
0 1
1 0
1 1
0 0
0 1
1 0
1 1
0 0
0 1
1 0
1 1
0
PVBIOCCM [1:0]. PAL VBI odd field
chroma comb mode.
0 0
0 1
1 0
1 1
NVBIECCM [1:0]. NTSC VBI even field
chroma comb mode.
0 0
0 1
1 0
1 1
NVBIOCCM [1:0]. NTSC VBI odd field
chroma comb mode.
0 0
0 1
1 0
1 1
0xED
FB_STATUS
(Read Only)
Reserved.
FB_STATUS [3:0]. These bits provide
information about the status of the FB pin
(see individual entries for each bit).
FB_STATUS [0].
x x
0 1 ITU-R BT.470 compliant color
output beginning Line 336
1 0 Color output beginning Line 337
1 1 Color output beginning Line 338
Color output beginning Line 22
ITU-R BT.470-compliant color
output beginning Line 23
Color output beginning Line 24
Color output beginning Line 25
Color output beginning Line 282
ITU-R BT.470-compliant color
output beginning Line 283
VBI ends one line later (Line 284)
Color output beginning Line 285
Color output beginning Line 20
ITU-R BT.470-compliant color
output beginning Line 21
Color output beginning Line 22
Color output beginning Line 23
x x
x
FB_STATUS [2].
FB_CONTROL 1
(Write Only)
Comments
VBI ends one line earlier (Line 335)
ITU-R BT.470 compliant (Line 336)
VBI ends one line later (Line 337)
VBI ends two lines later (Line 338)
VBI ends one line earlier (Line 22)
ITU-R BT.470 compliant (Line 23)
VBI ends one line later (Line 24)
VBI ends two lines later (Line 25)
VBI ends one line earlier (Line 282)
ITU-R BT.470 compliant (Line 283)
VBI ends one line later (Line 284)
VBI ends two lines later (Line 285)
VBI ends one line earlier (Line 20)
ITU-R BT.470 compliant (Line 21)
VBI ends one line later (Line 22)
VBI ends two lines later (Line 23)
0 Color output beginning Line 335
x
FB_STATUS [1].
FB_STATUS [3].
0
0
1
0
1
x
x
FB_MODE [1:0]. These bits select the FB mode.
0 0
0 1
1 0
1 1
CVBS_RGB_SEL. This bit selects either CVBS or
RGB to be output.
0
1
FB_INV.
Reserved.
0
1
0 0 0 1
Rev. A | Page 96 of 112
FB_RISE, 1 = rising edge on the
FB pin since the last I2C read
FB_FALL, 1 = falling edge on the
FB pin since the last I2C read
FB_STAT provides instantaneous
value of FB signal at time of the
I2C read
FB_HIGH indicates that the FB
signal has gone high since the last
I2C read
Static switch mode—full RGB or
full CVBS data
Fixed alpha blending
(see MAN_ALPHA_VAL [6:0])
Dynamic switching (fast mux)
Dynamic switching with edge
enhancement
CVBS source
RGB source
FB pin active high
FB pin active low
Notes
Controls position of first active
(comb filtered) line after VBI on
even field in PAL
Controls position of first active
(comb filtered) line after VBI on
odd field in PAL
Controls position of first active
(comb filtered) line after VBI on
even field in NTSC
Controls position of first active
(comb filtered) line after VBI on
odd field in NTSC
Controls the position of first line
that outputs color after VBI on
even field in PAL
Controls the position of first line
that outputs color after VBI on
odd field in PAL
Controls the position of first line
that outputs color after VBI on
even field in NTSC
Controls the position of first line
that outputs color after VBI on
odd field in NTSC
Self-clearing bit
Self-clearing bit
Self-clearing bit
ADV7188
Address
0xEE
0xEF
Register
FB_CONTROL 2
FB_CONTROL 3
Bit 1
Bit Description
7 6 5 4 3 2 1 0 Comments
MAN_ALPHA_VAL [6:0]. These bits determine
0 0 0 0 0 0 0
in what proportion the video from the CVBS
and RGB sources are blended.
FB_CSC_MAN.
0
Automatic configuration of the
CSC for SCART support
1
Enable manual programming of CSC
FB_EDGE_SHAPE [2:0].
0 0 0 No edge shaping
0 0 1 Level 1 edge shaping
CNTR_ENABLE.
FB_SP_ADJUST.
0xF0
FB_CONTROL 4
FB_DELAY [3:0].
0xF1
FB_CONTROL 5
Reserved.
RGB_IP_SEL.
0 1 0
0 1 0
Reserved.
CNTR_MODE [1:0]. These bits allow adjustment
of contrast level in the contrast reduction box.
FB_LEVEL [1:0]. These bits control reference
level for fast blank comparator.
0
0
1
1
CNTR_LEVEL [1:0]. These bits control reference
level for contrast reduction comparator.
0xF3
AFE_CONTROL 1
AA_FILT_EN [0].
AA_FILT_EN [1].
AA_FILT_EN [2].
AA_FILT_EN [3].
0
0
1
1
0
1
0
1
Notes
CSC is used to convert RGB portion of
SCART signal to YCrCb
Improves picture transition for high
speed fast blank switching. All other
settings are invalid.
0 1 0 Level 2 edge shaping
0 1 1 Level 3 edge shaping
1 0 0 Level 4 edge shaping
0
Contrast reduction mode disabled
and FB signal interpreted as
bilevel signal
1
Contrast reduction mode enabled
and FB signal interpreted as
trilevel signal
0
Adjusts FB timing in reference to
Each LSB corresponds to ⅛th of a
the sampling clock
clock cycle
0 1 0 0 Delay on FB signal in 28.63636 MHz
clock cycles
0
0 SD RGB input for FB on AIN7, AIN8,
and AIN9
1 SD RGB input for FB on AIN4, AIN5,
and AIN6
0
Set to 0
0 0
25%
0 1
50%
1 0
75%
1 1
100%
0
CNTR_ENABLE = 0,
FB threshold = 1.4 V
CNTR_ENABLE = 1,
FB threshold = 1.6 V
1
CNTR_ENABLE = 0,
FB threshold = 1.6 V
CNTR_ENABLE = 1,
FB threshold = 1.8 V
0
CNTR_ENABLE = 0,
FB threshold = 1.8 V
CNTR_ENABLE = 1,
FB threshold = 2 V
1
CNTR_ENABLE = 0,
FB threshold = 2 V
CNTR_ENABLE = 1,
FB threshold = not used
0.4 V contrast reduction threshold CNTR_ENABLE = 1
0.6 V contrast reduction threshold
0.8 V contrast reduction threshold
Not used
0 Disables the internal antialiasing
filter on Channel 0
1 Enables the internal antialiasing
filter on Channel 0
0
Disables the internal antialiasing
filter on Channel 1
1
Enables the internal antialiasing
filter on Channel 1
0
Disables the internal antialiasing
filter on Channel 2
1
Enables the internal antialiasing
filter on Channel 2
0
Disables the internal antialiasing
filter on Channel 3
1
Enables the internal antialiasing
filter on Channel 3
Rev. A | Page 97 of 112
ADV7188
Address
Register
Bit Description
ADC3_SW [3:0].
0xF4
Drive Strength
DR_STR_S [1:0]. These bits select the drive
strength for the sync output signals.
7
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
6
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
5
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
DR_STR_C [1:0]. These bits select the drive
strength for the clock output signal.
0
0
1
1
DR_STR [1:0]. These bits select the drive
strength for the data output signals. Can be
increased or decreased for EMC or crosstalk
reasons.
0xF8
IF Comp Control
Reserved.
IFFILTSEL [2:0]. IF filter selection for PAL and
NTSC.
Bit 1
4 3 2 1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
1
1
0 0
0 1
1 0
1 1
0
1
0
1
x x
0 0
0
0
0
1
0
1
1
0
1 0
1 1
1 1
0xF9
VS Mode Control
Reserved
EXTEND_VS_MAX_FREQ.
EXTEND_VS_MIN_FREQ.
VS_COAST_MODE [1:0].
0xFB
Peaking Control
0xFC
Coring Threshold 2
1
Reserved.
PEAKING_GAIN [7:0]. These bits increase/
decrease the gain for high frequency
portions of the video signal.
DNR_TH2 [7:0]. DNR Threshold 2. These bits
specify the maximum edge that is interpreted
as noise and is therefore blanked.
0 Comments
No connection
No connection
No connection
No connection
AIN4
No connection
No connection
No connection
No connection
AIN7
No connection
No connection
No connection
No connection
No connection
No connection
0 Reserved
1 Medium-low drive strength (2x)
0 Medium-high drive strength (3x)
1 High drive strength (4x)
Reserved
Medium-low drive strength (2x)
Medium-high drive strength (3x)
High drive strength (4x)
Reserved
Medium-low drive strength (2x)
Medium-high drive strength (3x)
High drive strength (4x)
No delay
0 Bypass mode
2 MHz
5 MHz
1 −3 dB
+2 dB
0 −6 dB
+3.5 dB
1 −10 dB
+5 dB
0 Reserved
3 MHz
6 MHz
1 −2 dB
+2 dB
0 −5 dB
+3 dB
1 −7 dB
+5 dB
Notes
0 dB
NTSC filters
PAL filters
0 0 0 0 0
0 Limit maximum vsync frequency
to 66.25 Hz (475 lines/frame)
1 Limit maximum vsync frequency
to 70.09 Hz (449 lines/frame)
0
Limit minimum vsync frequency
to 42.75 Hz (731 lines/frame)
1
Limit minimum vsync frequency
to 39.51 Hz (791 lines/frame)
0 0
Autocoast mode
0 1
50 Hz coast mode
1 0
60 Hz coast mode
1 1
Reserved
0 0 0 0
0 1 0 0 0 0 0 0
0 0 0 0 0 1 0 0
Shading indicates default settings.
Rev. A | Page 98 of 112
This value sets up the output coast
frequency.
ADV7188
USER SUB MAP
The collective name for the subaddress registers in Table 106 is user sub map. To access the user sub map, SUB_USR_EN in Register
Address 0x0E (user map) must be programmed to 1.
Table 106. User Sub Map Register Details
Address
2
1
0
Reset
Value
MPU_STIM_I
NTRQ
INTRQ_OP_SEL.1
INTRQ_OP_SEL.0
0001x000 10
SD_FR_
HNG_Q
SD_UNLOCK_Q
SD_LOCK_Q
–
SD_FR_
CHNG_CLR
SD_UNLOCK_CLR
SD_LOCK_CLR
x0000000 00
SD_UNLOCK_
MSKB
SD_LOCK_MSKB
x0000000 00
CCAPD
–
–
CCAPD_Q
–
–
GEMD_CLR
CCAPD_CLR
0xx00000 00
GEMD_MSKB
CCAPD_MSKB
0xx00000 00
SD_H_LOCK
SD_V_LOCK
SD_OP_50Hz
–
–
SD_H_LOCK_
CHNG_Q
SD_V_LOCK_
CHNG_Q
SD_OP_CHNG_Q
–
–
SD_H_LOCK_
CHNG_CLR
SD_V_LOCK_
CHNG_CLR
SD_OP_
CHNG_CLR
xx000000 00
SD_H_LOCK_
CHNG_MSKB
SD_V_LOCK_
CHNG_MSKB
SD_OP_
CHNG_MSKB
xx000000 00
VDP_
CGMS_WSS_
CHNGD_Q
VDP_CCAPD_Q
–
VDP_GS_VPS_
PDC_UTC_
CHNG_CLR
VDP_CGMS_WSS_
CHNGD_CLR
VDP_CCAPD_CLR
00x0x0x0 00
VDP_GS_VPS_
PDC_UTC_
CHNG_MSKB
VDP_CGMS_WSS_
CHNGD_MSKB
VDP_CCAPD_
MSKB
00x0x0x0 00
VDP_TTXT_TYPE_
MAN_ENABLE
VDP_TTXT_TYPE_ VDP_TTXT_
MAN.1
TYPE_MAN.0
10001000 88
Dec Hex Register Name
RW 7
6
5
4
3
64
40
Interrupt
Configuration 0
RW INTRQ_DUR_
SEL.1
INTRQ_DUR_
SEL.0
MV_INTRQ_
SEL.1
MV_INTRQ_
SEL.0
66
42
Interrupt Status 1 R
MV_PS_CS_Q
67
43
Interrupt Clear 1
W
MV_PS_CS_CLR
68
44
Interrupt Mask 1
RW
MV_PS_CS_MSKB SD_FR_CHNG_
MSKB
69
45
Raw Status 2
R
MPU_STIM_INTRQ
EVEN_FIELD
70
46
Interrupt Status 2 R
MPU_STIM_INTRQ_Q
SD_FIELD_
CHNGD_Q
GEMD_Q
71
47
Interrupt Clear 2
W
MPU_STIM_
INTRQ_CLR
SD_FIELD_
CHNGD_CLR
72
48
Interrupt Mask 2
RW MPU_STIM_
INTRQ_MSKB
SD_FIELD_
CHNGD_MSKB
73
49
Raw Status 3
R
74
4A
Interrupt Status 3 R
PAL_SW_LK_
CHNG_Q
SCM_LOCK_
CHNG_Q
SD_AD_CHNG_Q
75
4B
Interrupt Clear 3
W
PAL_SW_LK_
CHNG_CLR
SCM_LOCK_
CHNG_CLR
SD_AD_CHNG_
CLR
76
4C
Interrupt Mask 3
RW
PAL_SW_LK_
CHNG_MSKB
SCM_LOCK_
CHNG_MSKB
SD_AD_CHNG_
MSKB
78
4E
Interrupt Status 4 R
VDP_VITC_Q
VDP_GS_VPS_
PDC_UTC_
CHNG_Q
79
4F
Interrupt Clear 4
W
VDP_VITC_CLR
80
50
Interrupt Mask 4
RW
VDP_VITC_MSKB
96
60
VDP_Config_1
RW
97
61
VDP_Config_2
RW
98
62
VDP_ADF_
Config_1
RW ADF_ENABLE
99
63
VDP_ADF_
Config_2
RW DUPLICATE ADF
100 64
VDP_LINE_00E
RW MAN_LINE_PGM
101 65
VDP_LINE_00F
RW VBI_DATA_
P6_N23.3
VBI_DATA_P6_
N23.2
VBI_DATA_P6_
N23.1
102 66
VDP_LINE_010
RW VBI_DATA_
P7_N24.3
VBI_DATA_P7_
N24.2
103 67
VDP_LINE_011
RW VBI_DATA_
P8_N25.3
104 68
VDP_LINE_012
105 69
SCM_LOCK
WST_PKT_
DECOD_
DISABLE
AUTO_DETECT_
GS_TYPE
ADF_MODE.1
(Hex)
–
–
0001xx00 10
ADF_MODE.0
ADF_DID.4
ADF_DID.3
ADF_DID.2
ADF_DID.1
ADF_DID.0
00010101 15
ADF_SDID.5
ADF_SDID.4
ADF_SDID.3
ADF_SDID.2
ADF_SDID.1
ADF_SDID.0
0x101010 2A
VBI_DATA_
P318.3
VBI_DATA_
P318.2
VBI_DATA_
P318.1
VBI_DATA_
P318.0
0xxx0000 00
VBI_DATA_P6_
N23.0
VBI_DATA_P319_
N286.3
VBI_DATA_P319_
N286.2
VBI_DATA_P319_
N286.1
VBI_DATA_P319_
N286.0
00000000 00
VBI_DATA_P7_
N24.1
VBI_DATA_P7_
N24.0
VBI_DATA_P320_
N287.3
VBI_DATA_P320_
N287.2
VBI_DATA_P320_
N287.1
VBI_DATA_P320_
N287.0
00000000 00
VBI_DATA_P8_
N25.2
VBI_DATA_P8_
N25.1
VBI_DATA_P8_
N25.0
VBI_DATA_P321_
N288.3
VBI_DATA_P321_
N288.2
VBI_DATA_P321_
N288.1
VBI_DATA_P321_
N288.0
00000000 00
RW VBI_DATA_
P9.3
VBI_DATA_P9.2
VBI_DATA_P9.1
VBI_DATA_P9.0
VBI_DATA_
P322.3
VBI_DATA_P322.2
VBI_DATA_
P322.1
VBI_DATA_P322.0 00000000 00
VDP_LINE_013
RW VBI_DATA_
P10.3
VBI_DATA_P10.2
VBI_DATA_P10.1 VBI_DATA_P10.0 VBI_DATA_P323.3 VBI_DATA_P323.2
VBI_DATA_
P323.1
VBI_DATA_P323.0 00000000 00
106 6A
VDP_LINE_014
RW VBI_DATA_
P11.3
VBI_DATA_P11.2
VBI_DATA_P11.1 VBI_DATA_P11.0 VBI_DATA_P324_
N272.3
VBI_DATA_P324_
N272.2
VBI_DATA_P324_
N272.1
VBI_DATA_P324_
N272.0
00000000 00
107 6B
VDP_LINE_015
RW VBI_DATA_
P12_N10.3
VBI_DATA_P12_
N10.2
VBI_DATA_P12_
N10.1
VBI_DATA_P12_
N10.0
VBI_DATA_P325_
N273.3
VBI_DATA_P325_
N273.2
VBI_DATA_P325_
N273.1
VBI_DATA_P325_
N273.0
00000000 00
108 6C
VDP_LINE_016
RW VBI_DATA_
P13_N11.3
VBI_DATA_P13_
N11.2
VBI_DATA_P13_
N11.1
VBI_DATA_P13_
N11.0
VBI_DATA_P326_
N274.3
VBI_DATA_P326_
N274.2
VBI_DATA_P326_
N274.1
VBI_DATA_P326_
N274.0
00000000 00
109 6D
VDP_LINE_017
RW VBI_DATA_
P14_N12.3
VBI_DATA_P14_
N12.2
VBI_DATA_P14_
N12.1
VBI_DATA_P14_
N12.0
VBI_DATA_P327_
N275.3
VBI_DATA_P327_
N275.2
VBI_DATA_P327_
N275.1
VBI_DATA_P327_
N275.0
00000000 00
110 6E
VDP_LINE_018
RW VBI_DATA_
P15_N13.3
VBI_DATA_P15_
N13.2
VBI_DATA_P15_
N13.1
VBI_DATA_P15_
N13.0
VBI_DATA_P328_
N276.3
VBI_DATA_P328_
N276.2
VBI_DATA_P328_
N276.1
VBI_DATA_P328_
N276.0
00000000 00
111 6F
VDP_LINE_019
RW VBI_DATA_
P16_N14.3
VBI_DATA_P16_
N14.2
VBI_DATA_P16_
N14.1
VBI_DATA_P16_
N14.0
VBI_DATA_P329_
N277.3
VBI_DATA_P329_
N277.2
VBI_DATA_P329_
N277.1
VBI_DATA_P329_
N277.0
00000000 00
112 70
VDP_LINE_01A
RW VBI_DATA_
P17_N15.3
VBI_DATA_P17_
N15.2
VBI_DATA_P17_
N15.1
VBI_DATA_P17_
N15.0
VBI_DATA_P330_
N278.3
VBI_DATA_P330_
N278.2
VBI_DATA_P330_
N278.1
VBI_DATA_P330_
N278.0
00000000 00
113 71
VDP_LINE_01B
RW VBI_DATA_
P18_N16.3
VBI_DATA_P18_
N16.2
VBI_DATA_P18_
N16.1
VBI_DATA_P18_
N16.0
VBI_DATA_P331_
N279.3
VBI_DATA_P331_
N279.2
VBI_DATA_P331_
N279.1
VBI_DATA_P331_
N279.0
00000000 00
114 72
VDP_LINE_01C
RW VBI_DATA_
P19_N17.3
VBI_DATA_P19_
N17.2
VBI_DATA_P19_
N17.1
VBI_DATA_P19_
N17.0
VBI_DATA_P332_
N280.3
VBI_DATA_P332_
N280.2
VBI_DATA_P332_
N280.1
VBI_DATA_
P332_N280.0
00000000 00
115 73
VDP_LINE_01D
RW VBI_DATA_
P20_N18.3
VBI_DATA_P20_
N18.2
VBI_DATA_P20_
N18.1
VBI_DATA_P20_
N18.0
VBI_DATA_P333_
N281.3
VBI_DATA_P333_
N281.2
VBI_DATA_P333_
N281.1
VBI_DATA_
P333_N281.0
00000000 00
Rev. A | Page 99 of 112
ADV7188
Address
Reset
Value
Dec Hex Register Name
RW 7
6
5
4
3
2
1
0
116 74
VDP_LINE_01E
RW VBI_DATA_
P21_N19.3
VBI_DATA_P21_
N19.2
VBI_DATA_P21_
N19.1
VBI_DATA_P21_
N19.0
VBI_DATA_P334_
N282.3
VBI_DATA_P334_
N282.2
VBI_DATA_P334_
N282.1
VBI_DATA_
P334_N282.0
00000000 00
(Hex)
117 75
VDP_LINE_01F
RW VBI_DATA_
P22_N20.3
VBI_DATA_P22_
N20.2
VBI_DATA_P22_
N20.1
VBI_DATA_P22_
N20.0
VBI_DATA_P335_
N283.3
VBI_DATA_P335_
N283.2
VBI_DATA_P335_
N283.1
VBI_DATA_
P335_N283.0
00000000 00
118 76
VDP_LINE_020
RW VBI_DATA_
P23_N21.3
VBI_DATA_P23_
N21.2
VBI_DATA_P23_
N21.1
VBI_DATA_P23_
N21.0
VBI_DATA_P336_
N284.3
VBI_DATA_P336_
N284.2
VBI_DATA_P336_
N284.1
VBI_DATA_
P336_N284.0
00000000 00
119 77
VDP_LINE_021
RW VBI_DATA_
P24_N22.3
VBI_DATA_P24_
N22.2
VBI_DATA_P24_
N22.1
VBI_DATA_P24_
N22.0
VBI_DATA_P337_
N285.3
VBI_DATA_P337_
N285.2
VBI_DATA_P337_
N285.1
VBI_DATA_
P337_N285.0
00000000 00
120 78
VDP_STATUS_
CLEAR
W
VITC_CLEAR
CC_CLEAR
00000000 00
120 78
VDP_STATUS
R
TTXT_AVL
VITC_AVL
121 79
VDP_CCAP_
DATA_0
R
CCAP_BYTE_1.7
122 7A
VDP_CCAP_
DATA_1
R
125 7D
CGMS_WSS_
DATA_0
126 7E
GS_PDC_VPS_
UTC_CLEAR
CGMS_WSS_
CLEAR
GS_DATA_TYPE
GS_PDC_VPS_
UTC_AVL
CGMS_WSS_AVL
CC_EVEN_FIELD
CC_AVL
–
–
CCAP_BYTE_1.6
CCAP_BYTE_1.5
CCAP_BYTE_1.4
CCAP_BYTE_1.3
CCAP_BYTE_1.2
CCAP_BYTE_1.1
CCAP_
BYTE_1.0
–
–
CCAP_BYTE_2.7
CCAP_BYTE_2.6
CCAP_BYTE_2.5
CCAP_BYTE_2.4
CCAP_BYTE_2.3
CCAP_BYTE_2.2
CCAP_BYTE_2.1
CCAP_
BYTE_2.0
–
–
R
zero
zero
zero
zero
CGMS_CRC.5
CGMS_CRC.4
CGMS_CRC.3
CGMS_
CRC.2
–
–
CGMS_WSS_
DATA_1
R
CGMS_CRC.1
CGMS_CRC.0
CGMS_WSS.13
CGMS_WSS.12
CGMS_WSS.11
CGMS_WSS.10
CGMS_WSS.9
CGMS_
WSS.8
–
–
127 7F
CGMS_WSS_
DATA_2
R
CGMS_WSS.7
CGMS_WSS.6
CGMS_WSS.5
CGMS_WSS.4
CGMS_WSS.3
CGMS_WSS.2
CGMS_WSS.1
CGMS_
WSS.0
–
–
132 84
VDP_GS_VPS_
PDC_UTC_0
R
GS_VPS_PDC_
UTC_BYTE_0.7
GS_VPS_PDC_
UTC_BYTE_0.6
GS_VPS_PDC_
UTC_BYTE_0.5
GS_VPS_PDC_
UTC_BYTE_0.4
GS_VPS_PDC_
UTC_BYTE_0.3
GS_VPS_PDC_
UTC_BYTE_0.2
GS_VPS_PDC_
UTC_BYTE_0.1
GS_VPS_PDC_
UTC_BYTE_0.0
–
–
133 85
VDP_GS_VPS_
PDC_UTC_1
R
GS_VPS_PDC_
UTC_BYTE_1.7
GS_VPS_PDC_
UTC_BYTE_1.6
GS_VPS_PDC_
UTC_BYTE_1.5
GS_VPS_PDC_
UTC_BYTE_1.4
GS_VPS_PDC_
UTC_BYTE_1.3
GS_VPS_PDC_
UTC_BYTE_1.2
GS_VPS_PDC_
UTC_BYTE_1.1
GS_VPS_PDC_
UTC_BYTE_1.0
–
–
134 86
VDP_GS_VPS_
PDC_UTC_2
R
GS_VPS_PDC_
UTC_BYTE_2.7
GS_VPS_PDC_
UTC_BYTE_2.6
GS_VPS_PDC_
UTC_BYTE_2.5
GS_VPS_PDC_
UTC_BYTE_2.4
GS_VPS_PDC_
UTC_BYTE_2.3
GS_VPS_PDC_
UTC_BYTE_2.2
GS_VPS_PDC_
UTC_BYTE_2.1
GS_VPS_PDC_
UTC_BYTE_2.0
–
–
135 87
VDP_GS_VPS_
PDC_UTC_3
R
GS_VPS_PDC_
UTC_BYTE_3.7
GS_VPS_PDC_
UTC_BYTE_3.6
GS_VPS_PDC_
UTC_BYTE_3.5
GS_VPS_PDC_
UTC_BYTE_3.4
GS_VPS_PDC_
UTC_BYTE_3.3
GS_VPS_PDC_
UTC_BYTE_3.2
GS_VPS_PDC_
UTC_BYTE_3.1
GS_VPS_PDC_
UTC_BYTE_3.0
–
–
136 88
VDP_VPS_PDC_
UTC_4
R
VPS_PDC_UTC_
BYTE_4.7
VPS_PDC_UTC_
BYTE_4.6
VPS_PDC_UTC_
BYTE_4.5
VPS_PDC_UTC_
BYTE_4.4
VPS_PDC_UTC_
BYTE_4.3
VPS_PDC_UTC_
BYTE_4.2
VPS_PDC_UTC_
BYTE_4.1
VPS_PDC_
UTC_BYTE_4.0
–
–
137 89
VDP_VPS_PDC_
UTC_5
R
VPS_PDC_UTC_
BYTE_5.7
VPS_PDC_UTC_
BYTE_5.6
VPS_PDC_UTC_
BYTE_5.5
VPS_PDC_UTC_
BYTE_5.4
VPS_PDC_UTC_
BYTE_5.3
VPS_PDC_UTC_
BYTE_5.2
VPS_PDC_UTC_
BYTE_5.1
VPS_PDC_
UTC_BYTE_5.0
–
–
138 8A
VDP_VPS_PDC_
UTC_6
R
VPS_PDC_UTC_
BYTE_6.7
VPS_PDC_UTC_
BYTE_6.6
VPS_PDC_UTC_
BYTE_6.5
VPS_PDC_UTC_
BYTE_6.4
VPS_PDC_UTC_
BYTE_6.3
VPS_PDC_UTC_
BYTE_6.2
VPS_PDC_UTC_
BYTE_6.1
VPS_PDC_
UTC_BYTE_6.0
–
–
139 8B
VDP_VPS_PDC_
UTC_7
R
VPS_PDC_UTC_
BYTE_7.7
VPS_PDC_UTC_
BYTE_7.6
VPS_PDC_UTC_
BYTE_7.5
VPS_PDC_UTC_
BYTE_7.4
VPS_PDC_UTC_
BYTE_7.3
VPS_PDC_UTC_
BYTE_7.2
VPS_PDC_UTC_
BYTE_7.1
VPS_PDC_
UTC_BYTE_7.0
–
–
140 8C
VDP_VPS_PDC_
UTC_8
R
VPS_PDC_UTC_
BYTE_8.7
VPS_PDC_UTC_
BYTE_8.6
VPS_PDC_UTC_
BYTE_8.5
VPS_PDC_UTC_
BYTE_8.4
VPS_PDC_UTC_
BYTE_8.3
VPS_PDC_UTC_
BYTE_8.2
VPS_PDC_UTC_
BYTE_8.1
VPS_PDC_
UTC_BYTE_8.0
–
–
141 8D
VDP_VPS_PDC_
UTC_9
R
VPS_PDC_UTC_
BYTE_9.7
VPS_PDC_UTC_
BYTE_9.6
VPS_PDC_UTC_
BYTE_9.5
VPS_PDC_UTC_
BYTE_9.4
VPS_PDC_UTC_
BYTE_9.3
VPS_PDC_UTC_
BYTE_9.2
VPS_PDC_UTC_
BYTE_9.1
VPS_PDC_
UTC_BYTE_9.0
–
–
142 8E
VDP_VPS_PDC_
UTC_10
R
VPS_PDC_UTC_
BYTE_10.7
VPS_PDC_UTC_
BYTE_10.6
VPS_PDC_UTC_
BYTE_10.5
VPS_PDC_UTC_
BYTE_10.4
VPS_PDC_UTC_
BYTE_10.3
VPS_PDC_UTC_
BYTE_10.2
VPS_PDC_UTC_
BYTE_10.1
VPS_PDC_
UTC_BYTE_10.0
–
–
143 8F
VDP_VPS_PDC_
UTC_11
R
VPS_PDC_UTC_
BYTE_11.7
VPS_PDC_UTC_
BYTE_11.6
VPS_PDC_UTC_
BYTE_11.5
VPS_PDC_UTC_
BYTE_11.4
VPS_PDC_UTC_
BYTE_11.3
VPS_PDC_UTC_
BYTE_11.2
VPS_PDC_UTC_
BYTE_11.1
VPS_PDC_
UTC_BYTE_11.0
–
–
144 90
VDP_VPS_PDC_
UTC_12
R
VPS_PDC_UTC_
BYTE_12.7
VPS_PDC_UTC_
BYTE_12.6
VPS_PDC_UTC_
BYTE_12.5
VPS_PDC_UTC_
BYTE_12.4
VPS_PDC_UTC_
BYTE_12.3
VPS_PDC_UTC_
BYTE_12.2
VPS_PDC_UTC_
BYTE_12.1
VPS_PDC_
UTC_BYTE_12.0
–
–
146 92
VDP_VITC_
DATA_0
R
VITC_DATA_1.7
VITC_DATA_1.6
VITC_DATA_1.5
VITC_DATA_1.4
VITC_DATA_1.3
VITC_DATA_1.2
VITC_DATA_1.1
VITC_DATA_1.0
–
–
147 93
VDP_VITC_
DATA_1
R
VITC_DATA_2.7
VITC_DATA_2.6
VITC_DATA_2.5
VITC_DATA_2.4
VITC_DATA_2.3
VITC_DATA_2.2
VITC_DATA_2.1
VITC_DATA_2.0
–
–
148 94
VDP_VITC_
DATA_2
R
VITC_DATA_3.7
VITC_DATA_3.6
VITC_DATA_3.5
VITC_DATA_3.4
VITC_DATA_3.3
VITC_DATA_3.2
VITC_DATA_3.1
VITC_DATA_3.0
–
–
149 95
VDP_VITC_
DATA_3
R
VITC_DATA_4.7
VITC_DATA_4.6
VITC_DATA_4.5
VITC_DATA_4.4
VITC_DATA_4.3
VITC_DATA_4.2
VITC_DATA_4.1
VITC_DATA_4.0
–
–
150 96
VDP_VITC_
DATA_4
R
VITC_DATA_5.7
VITC_DATA_5.6
VITC_DATA_5.5
VITC_DATA_5.4
VITC_DATA_5.3
VITC_DATA_5.2
VITC_DATA_5.1
VITC_DATA_5.0
–
–
151 97
VDP_VITC_
DATA_5
R
VITC_DATA_6.7
VITC_DATA_6.6
VITC_DATA_6.5
VITC_DATA_6.4
VITC_DATA_6.3
VITC_DATA_6.2
VITC_DATA_6.1
VITC_DATA_6.0
–
–
152 98
VDP_VITC_
DATA_6
R
VITC_DATA_7.7
VITC_DATA_7.6
VITC_DATA_7.5
VITC_DATA_7.4
VITC_DATA_7.3
VITC_DATA_7.2
VITC_DATA_7.1
VITC_DATA_7.0
–
–
153 99
VDP_VITC_
DATA_7
R
VITC_DATA_8.7
VITC_DATA_8.6
VITC_DATA_8.5
VITC_DATA_8.4
VITC_DATA_8.3
VITC_DATA_8.2
VITC_DATA_8.1
VITC_DATA_8.0
–
–
154 9A
VDP_VITC_
DATA_8
R
VITC_DATA_9.7
VITC_DATA_9.6
VITC_DATA_9.5
VITC_DATA_9.4
VITC_DATA_9.3
VITC_DATA_9.2
VITC_DATA_9.1
VITC_DATA_9.0
–
–
155 9B
VDP_VITC_
CALC_CRC
R
VITC_CRC.7
VITC_CRC.6
VITC_CRC.5
VITC_CRC.4
VITC_CRC.3
VITC_CRC.2
VITC_CRC.1
VITC_CRC.0
–
–
156 9C
VDP_
OUTPUT_SEL
RW I2C_GS_VPS_
PDC_UTC.1
I2C_GS_VPS_
PDC_UTC.0
GS_VPS_PDC_
UTC_CB_
CHANGE
WSS_CGMS_
CB_CHANGE
Rev. A | Page 100 of 112
00110000 30
ADV7188
Table 107 provides a detailed description of the registers located in the user sub map.
Table 107. User Sub Map Detailed Description
Address Register
0x40
Interrupt Configuration 1
0x42
Interrupt Status 1
(Read Only)
Bit 1
7 6 5 4 3 2 1
0
0
1
1
MPU_STIM_INTRQ [1:0]. Manual interrupt
0
set mode.
1
Reserved.
x
MV_INTRQ_SEL [1:0]. Macrovision
0 0
interrupt select.
0 1
1 0
1 1
INTRQ_DUR_SEL [1:0]. Interrupt duration 0 0
select.
0 1
1 0
1 1
SD_LOCK_Q.
Bit Description
INTRQ_OP_SEL [1:0]. Interrupt drive
level select.
SD_UNLOCK_Q.
Reserved.
SD_LOCK_CLR.
x
x
0
1
No change.
Denotes a change in the
free-run status.
No change.
Pseudosync/color striping detected.
See Register 0x40 MV_INTRQ_SEL [1:0]
for selection.
0
1
x
0
1
SD_UNLOCK_CLR.
0
1
Reserved.
Reserved.
Reserved.
SD_FR_CHNG_CLR.
0
0
0
0
1
MV_PS_CS_CLR.
0x44
Interrupt Mask 1
(Read/Write)
Reserved.
SD_LOCK_MSKB.
0
1
x
0
1
SD_UNLOCK_MSKB.
0
1
Reserved.
Reserved.
Reserved.
SD_FR_CHNG_MSKB.
0
0
0
0
1
MV_PS_CS_MSKB.
Reserved.
Comments
Open drain.
Drive low when active.
Drive high when active.
Reserved.
Manual interrupt mode disabled.
Manual interrupt mode enabled.
Not used.
Reserved.
Pseudosync only.
Color stripe only.
Pseudosync or color stripe.
3 XTAL periods.
15 XTAL periods.
63 XTAL periods.
Active until cleared.
No change.
SD input has caused the decoder
to go from an unlocked state to a
locked state.
No change
SD input has caused the decoder
to go from a locked state to an
unlocked state.
x
MV_PS_CS_Q.
Interrupt Clear 1
(Write Only)
0
1
0
1
Reserved.
Reserved.
Reserved.
SD_FR_CHNG_Q.
0x43
0
0
1
0
1
0
1
x
Rev. A | Page 101 of 112
Does not clear.
Clears SD_LOCK_Q bit.
Does not clear.
Clears SD_UNLOCK_Q bit.
Not used.
Not used.
Not used.
Do not clear.
Clears SD_FR_CHNG_Q bit.
Does not clear.
Clears MV_PS_CS_Q bit.
Not used.
Masks SD_LOCK_Q bit.
Unmasks SD_LOCK_Q bit.
Masks SD_UNLOCK_Q bit.
Unmasks SD_UNLOCK_Q bit.
Not used.
Not used.
Not used.
Masks SD_FR_CHNG_Q bit.
Unmasks SD_FR_CHNG_Q bit.
Masks MV_PS_CS_Q bit.
Unmasks MV_PS_CS_Q bit.
Not used.
Notes
These bits can be cleared or
masked in Registers 0x43 and
0x44, respectively.
ADV7188
Address Register
0x45
Raw Status 2 (Read Only)
Bit 1
7 6 5 4 3 2 1 0
0
1
x x x
0
1
x x
0
1
0
Bit Description
CCAPD.
Reserved.
EVEN_FIELD.
Reserved.
MPU_STIM_INTRQ.
0x46
Interrupt Status 2
(Read Only)
CCAPD_Q.
1
GEMD_Q.
0
1
Reserved.
SD_FIELD_CHNGD_Q.
Reserved.
Reserved.
MPU_STIM_INTRQ_Q.
Interrupt Clear 2
(Write Only)
x
x
0
1
CCAPD_CLR.
0
1
GEMD_CLR.
0
1
Reserved.
SD_FIELD_CHNGD_CLR.
Interrupt Mask 2
(Read/Write)
x
x
0
1
CCAPD_MSKB.
0
1
GEMD_MSKB.
0
1
CGMS_MSKB.
SD_FIELD_CHNGD_MSKB.
0 0
0
1
Reserved.
MPU_STIM_INTRQ_MSKB.
0x49
Raw Status 3
(Read Only)
0 0
0
1
SD_OP_50Hz. This bit indicates if the
SD 60 Hz or SD 50 Hz frame rate is at output.
0
1
SD_V_LOCK.
0
1
SD_H_LOCK.
0
1
Reserved.
SCM_LOCK.
Reserved.
Reserved.
Reserved.
MPU_STIM_INT = 0.
MPU_STIM_INT = 1.
Closed captioning not detected in
the input video signal.
Closed caption data detected in the
video input signal.
Gemstar data not detected in the
input video signal.
Gemstar data detected in the input
video signal.
SD signal has not changed the field
from odd to even or vice versa.
SD signal has changed the field from
odd to even or vice versa.
Not used.
Not used.
Manual interrupt not set.
Manual interrupt set.
Does not clear.
Clears CCAPD_Q bit.
Does not clear.
Clears GEMD_Q bit.
These bits can be cleared or
masked by Registers 0x47 and
0x48, respectively.
Note that interrupt in
Register 0x46 for the CC,
Gemstar, CGMS, and WSS data
is using the Mode 1 data
slicer.
Note that interrupt in
Register 0x46 for the CC,
Gemstar, CGMS, and WSS data
is using the Mode 1 data
slicer.
0 0
0
1
Reserved.
Reserved.
MPU_STIM_INTRQ_CLR.
0x48
Notes
These bits are status bits only.
They cannot be cleared or
masked. Register 0x46 is used
for this purpose.
Current SD field is odd numbered.
Current SD field is even numbered.
x x
0
1
0x47
Comments
No CCAPD data detected.
CCAPD data detected.
x
0
1
x
x
x
Rev. A | Page 102 of 112
Does not Clear.
Clears SD_FIELD_CHNGD_Q bit.
Not used.
Not used.
Does not clear.
Clears MPU_STIM_INTRQ_Q bit.
Masks CCAPD_Q bit.
Unmasks CCAPD_Q bit.
Masks GEMD_Q bit.
Unmasks GEMD_Q bit.
Masks CGMS_CHNGD_Q bit.
Masks SD_FIELD_CHNGD_Q bit.
Unmasks SD_FIELD_CHNGD_Q bit.
Not used.
Masks MPU_STIM_INTRQ_Q bit.
Unmasks MPU_STIM_INTRQ_Q bit.
SD 60 Hz signal output.
SD 50 Hz signal output.
SD vertical sync lock not established.
SD vertical sync lock established.
SD horizontal sync lock not
established.
SD horizontal sync lock established.
Not used.
SECAM lock not established.
SECAM lock established.
Not used.
Not used.
Not used.
Note that interrupt in
Register 0x46 for the CC,
Gemstar, CGMS, and WSS data
is using the Mode 1 data
slicer.
These bits are status bits only.
They cannot be cleared or
masked. Register 0x4A is used
for this purpose.
ADV7188
Address Register
0x4A
Interrupt Status 3
(Read Only)
Bit Description
SD_OP_CHNG_Q. This bit indicates if the
SD 60 Hz or SD 50 Hz frame rate is at output.
Bit 1
7 6 5 4 3 2 1 0
0
1
0
SD_V_LOCK_CHNG_Q.
1
SD_H_LOCK_CHNG_Q.
0
1
SD_AD_CHNG_Q. SD autodetect changed.
0
1
SCM_LOCK_CHNG_Q. SECAM lock.
0
1
0
PAL_SW_LK_CHNG_Q.
1
0x4B
Interrupt Clear 3
(Write Only)
Reserved.
Reserved.
SD_OP_CHNG_CLR.
x
x
0
1
SD_V_LOCK_CHNG_CLR.
0
1
SD_H_LOCK_CHNG_CLR.
0
1
SD_AD_CHNG_CLR.
0
1
SCM_LOCK_CHNG_CLR.
0
1
PAL_SW_LK_CHNG_CLR.
0x4C
Interrupt Mask 2
(Read/Write)
0
1
Reserved.
Reserved.
SD_OP_CHNG_MSKB.
x
x
0
1
SD_V_LOCK_CHNG_MSKB.
0
1
SD_H_LOCK_CHNG_MSKB.
0
1
SD_AD_CHNG_MSKB.
0
1
SCM_LOCK_CHNG_MSKB.
0
1
PAL_SW_LK_CHNG_MSKB.
0x4E
Interrupt Status 4
(Read Only)
0
1
Reserved.
Reserved.
VDP_CCAPD_Q.
x
x
0
1
Reserved.
VDP_CGMS_WSS_CHNGD_Q. See Register
0x9C, Bit 4, of the user sub map to
determine whether an interrupt is issued for
a change in detected data or when data
is detected regardless of content.
Reserved
Comments
No change in SD signal standard
detected at the output.
A change in SD signal standard is
detected at the output.
No change in SD vertical sync lock
status.
SD vertical sync lock status has
changed.
No change in SD horizontal sync
lock status.
SD horizontal sync lock status has
changed.
No change in AD_RESULT [2:0] bits
in Status Register 1.
AD_RESULT [2:0] bits in Status
Register 1 have changed.
No change in SECAM lock status.
SECAM lock status has changed.
No change in PAL swinging burst
lock status.
PAL swinging burst lock status has
changed.
Not used.
Not used.
Do not clear.
Clears SD_OP_CHNG_Q bit.
Do not clear.
Clears SD_V_LOCK_CHNG_Q bit.
Do not clear.
Clears SD_H_LOCK_CHNG_Q bit.
Do not clear.
Clears SD_AD_CHNG_Q bit.
Do not clear.
Clears SCM_LOCK_CHNG_Q bit.
Do not clear.
Clears PAL_SW_LK_CHNG_Q bit.
Not used.
Not used.
Masks SD_OP_CHNG_Q bit.
Unmasks SD_OP_CHNG_Q bit.
Masks SD_V_LOCK_CHNG_Q bit.
Unmasks SD_V_LOCK_CHNG_Q bit.
Masks SD_H_LOCK_CHNG_Q bit.
Unmasks SD_H_LOCK_CHNG_Q bit.
Masks SD_AD_CHNG_Q bit.
Unmasks SD_AD_CHNG_Q bit.
Masks SCM_LOCK_CHNG_Q bit.
Unmasks SCM_LOCK_CHNG_Q bit.
Masks PAL_SW_LK_CHNG_Q bit.
Unmasks PAL_SW_LK_CHNG_Q bit.
Not used.
Not used.
Closed captioning not detected.
Closed captioning detected.
x
0
1
x
Rev. A | Page 103 of 112
CGMS/WSS data is not changed/not
available.
CGMS/WSS data is changed/available.
Notes
These bits can be cleared and
masked by Register 0x4B if no
change is detected and by
Register 0x4C if a change is
detected.
These bits can be cleared by
Register 0x4F and masked by
Register 0x50.
Note that an interrupt in
Register 0x4E for the CC,
Gemstar, CGMS, WSS, VPS,
PDC, UTC, and VITC data can
be initiated by using the VDP
data slicer.
ADV7188
Address Register
0x4F
Interrupt Clear 4
(Write Only)
Bit 1
Bit Description
7 6 5 4 3 2 1 0
0
VDP_GS_VPS_PDC_UTC_CHNG_Q. See
Register 0x9C, Bit 5, of the user sub map to
determine whether an interrupt is issued for
1
a change in detected data or when data
is detected regardless of content.
Reserved.
x
0
VDP_VITC_Q.
1
Reserved.
x
VDP_CCAPD_CLR.
0
1
Reserved.
x
VDP_CGMS_WSS_CHNGD_CLR.
0
1
Reserved.
x
VDP_GS_VPS_PDC_UTC_CHNG_CLR.
0
1
Reserved.
VDP_VITC_CLR.
0x50
Interrupt Mask 4
Reserved.
VDP_CCAPD_MSKB.
0
1
x
0
1
Note that an interrupt in
Register 0x4E for the CC,
Gemstar, CGMS, WSS, VPS,
PDC, UTC, and VITC data can
Masks VDP_CGMS_WSS_CHNGD_Q. be initiated by using the VDP
Unmasks VDP_CGMS_WSS_CHNGD_Q. data slicer.
Masks VDP_VITC_Q.
Unmasks VDP_VITC_Q.
x
0 0
1 1
VDP_TTXT_TYPE_MAN_ENABLE.
0
1
WST_PKT_DECOD_DISABLE.
0
1
PAL: teletext-ITU-R BT.653-625/50-A.
NTSC: reserved.
PAL: teletext-ITU-R BT.653-625/50-B
(WST). NTSC: teletext-ITU-R BT.653525/60-B.
PAL: teletext-ITU-R BT.653-625/50-C.
NTSC: teletext-ITU-R BT.653-525/60-C
or EIA516 (NABTS).
PAL: teletext-ITU-R BT.653-625/50-D.
NTSC: teletext-ITU-R BT.653-525/60-D.
User programming of teletext type
disabled.
User programming of teletext type
enabled.
Enables hamming decoding of
WST packets.
Disables hamming decoding of
WST packets.
1 0 0 0
Reserved.
AUTO_DETECT_GS_TYPE.
x x 0 0
0
1
Reserved.
Masks VDP_CCAPD_Q.
Unmasks VDP_CCAP_D_Q.
x
0
1
1 0
Reserved.
Note that an interrupt in
Register 0x4E for the CC,
Gemstar, CGMS, WSS, VPS,
PDC, UTC, and VITC data can
be initiated by using the VDP
data slicer.
Does not clear.
Clears VDP_GS_VPS_PDC_UTC_
CHNG_Q.
Masks VDP_GS_VPS_PDC_UTC_
CHNG_Q.
Unmasks VDP_GS_VPS_PDC_UTC_
CHNG_Q.
0 1
VDP_Config_2
Does not clear.
Clears VDP_CGMS_WSS_CHNGD_Q.
x
0
Reserved.
VDP_VITC_MSKB.
0x61
Does not clear.
Clears VDP_CCAPD_Q.
x
1
Reserved.
VDP_TTXT_TYPE_MAN [1:0].
VITC data is not available in the VDP.
VITC data is available in the VDP.
Does not clear.
Clears VDP_VITC_Q.
Reserved.
VDP_GS_VPS_PDC_UTC_CHNG_MSKB.
VDP_Config_1
Notes
x
0
1
Reserved.
VDP_CGMS_WSS_CHNGD_MSKB.
0x60
Comments
Gemstar/PDC/VPS/UTC data is not
changed/available.
Gemstar/PDC/VPS/UTC data is
changed/available.
0 0 0
Rev. A | Page 104 of 112
Disables autodetection of
Gemstar type.
Enables autodetection of
Gemstar type.
ADV7188
Address Register
0x62
VDP_ADF_Config_1
Bit Description
ADF_DID [4:0].
Bit 1
7 6 5 4 3 2 1 0
1 0 1 0 1
0 0
0 1
1 0
ADF_MODE [1:0].
1 1
ADF_ENABLE.
0
1
0x63
VDP_ADF_Config_2
ADF_SDID [5:0].
Reserved.
DUPLICATE_ADF.
1 0 1 0 1 0
VDP_LINE_00E
VBI_DATA_P318 [3:0].
Reserved.
MAN_LINE_PGM.
0x65
VDP_LINE_00F
0x66
VDP_LINE_010
VDP_LINE_011
0x68
VDP_LINE_012
VDP_LINE_013
VDP_LINE_014
VDP_LINE_015
VDP_LINE_016
VDP_LINE_017
VDP_LINE_018
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
VBI_DATA_P327_N275 [3:0].
VBI_DATA_P14_N12 [3:0].
0x6E
0 0 0 0
VBI_DATA_P326_N274 [3:0].
VBI_DATA_P13_N11 [3:0].
0x6D
0 0 0 0
VBI_DATA_P325_N273 [3:0].
VBI_DATA_P12_N10 [3:0].
0x6C
Manually program the VBI standard
to be decoded on each line. See
Table 67.
VBI_DATA_P324_N272 [3:0].
VBI_DATA_P11 [3:0].
0x6B
1
VBI_DATA_P323 [3:0].
VBI_DATA_P10 [3:0].
0x6A
Decode default standards on the
lines indicated in Table 66.
VBI_DATA_P322 [3:0].
VBI_DATA_P9 [3:0].
0x69
0 0 0
VBI_DATA_P321_N288 [3:0].
VBI_DATA_P8_N25 [3:0].
0 0 0 0
0 0 0 0
VBI_DATA_P328_N276 [3:0].
VBI_DATA_P15_N13 [3:0].
Ancillary data packet is spread
across the Y and C data streams.
Ancillary data packet is duplicated
on the Y and C data streams.
Sets VBI standard to be decoded
from Line 318 (PAL). NTSC—N/A.
0
VBI_DATA_P320_N287 [3:0].
VBI_DATA_P7_N24 [3:0].
0x67
0 0 0 0
VBI_DATA_P319_N286 [3:0].
VBI_DATA_P6_N23 [3:0].
Notes
x
0
1
0x64
Comments
User-specified DID sent in the ancillary
data stream with VDP decoded data.
Nibble mode.
Byte mode, no code restrictions.
Byte mode with values 0x00 and
0xFF prevented.
Reserved.
Disable insertion of VBI decoded
data into ancillary 656 stream.
Enable insertion of VBI decoded
data into ancillary 656 stream.
User-specified SDID sent in the
ancillary data stream with VDP
decoded data.
0 0 0 0
0 0 0 0
Rev. A | Page 105 of 112
Sets VBI standard to be decoded
from Line 319 (PAL), 286 (NTSC).
Sets VBI standard to be decoded
from Line 6 (PAL), 23 (NTSC).
Sets VBI standard to be decoded
from Line 320 (PAL), 287 (NTSC).
Sets VBI standard to be decoded
from Line 7 (PAL), 24 (NTSC).
Sets VBI standard to be decoded
from Line 321 (PAL), 288 (NTSC).
Sets VBI standard to be decoded
from Line 8 (PAL), 25 (NTSC).
Sets VBI standard to be decoded
from Line 322 (PAL), NTSC—N/A.
Sets VBI standard to be decoded
from Line 9 (PAL), NTSC—N/A.
Sets VBI standard to be decoded
from Line 323 (PAL), NTSC—N/A.
Sets VBI standard to be decoded
from Line 10 (PAL), NTSC—N/A.
Sets VBI standard to be decoded
from Line 324 (PAL), 272 (NTSC).
Sets VBI standard to be decoded
from Line 11 (PAL), NTSC—N/A.
Sets VBI standard to be decoded
from Line 325 (PAL), 273 (NTSC).
Sets VBI standard to be decoded
from Line 12 (PAL), 10 (NTSC).
Sets VBI standard to be decoded
from Line 326 (PAL), 274 (NTSC).
Sets VBI standard to be decoded
from Line 13 (PAL), 11 (NTSC).
Sets VBI standard to be decoded
from Line 327 (PAL), 275 (NTSC).
Sets VBI standard to be decoded
from Line 14 (PAL), 12 (NTSC).
Sets VBI standard to be decoded
from Line 328 (PAL), 276 (NTSC).
Sets VBI standard to be decoded
from Line 15 (PAL), 13 (NTSC).
If this bit is set to 1, all
VBI_DATA_Px_Ny bits must
be manually set.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
ADV7188
Address Register
0x6F
VDP_LINE_019
0x70
VDP_LINE_01A
Bit Description
VBI_DATA_P329_N277 [3:0].
Bit 1
7 6 5 4 3 2 1 0
0 0 0 0
VBI_DATA_P16_N14 [3:0].
0 0 0 0
VBI_DATA_P330_N278 [3:0].
VBI_DATA_P17_N15 [3:0].
0x71
VDP_LINE_01B
VDP_LINE_01C
VDP_LINE_01D
VDP_LINE_01E
VDP_LINE_01F
VDP_LINE_020
VDP_LINE_021
VDP_STATUS
(Read Only)
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
VBI_DATA_P337_N285 [3:0].
VBI_DATA_P24_N22 [3:0].
0x78
0 0 0 0
VBI_DATA_P336_N284 [3:0].
VBI_DATA_P23_N21 [3:0].
0x77
0 0 0 0
VBI_DATA_P335_N283 [3:0].
VBI_DATA_P22_N20 [3:0].
0x76
0 0 0 0
VBI_DATA_P334_N282 [3:0].
VBI_DATA_P21_N19 [3:0].
0x75
0 0 0 0
VBI_DATA_P333_N281 [3:0].
VBI_DATA_P20_N18 [3:0].
0x74
0 0 0 0
VBI_DATA_P332_N280 [3:0].
VBI_DATA_P19_N17 [3:0].
0x73
0 0 0 0
VBI_DATA_P331_N279 [3:0].
VBI_DATA_P18_N16 [3:0].
0x72
0 0 0 0
0 0 0 0
0 0 0 0
CC_AVL.
0
1
CC_EVEN_FIELD.
0
1
CGMS_WSS_AVL.
0
1
Reserved.
GS_PDC_VPS_UTC_AVL.
VPS not detected.
VPS detected.
0
1
VITC_AVL.
VDP_STATUS_CLEAR
(Write Only)
0
Gemstar 1× detected.
Gemstar 2× detected.
VITC not detected.
VITC detected.
Teletext not detected.
Teletext detected.
Does not reinitialize the CC registers.
1
Reinitializes the CC readback registers.
0
1
0
1
CC_CLEAR.
Reserved.
CGMS_WSS_CLEAR.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
MAN_LINE_PGM must be set to
1 for these bits to be effective.
CC_CLEAR resets the CC_AVL
bit.
CGMS_WSS_CLEAR resets the
CGMS_WSS_AVL bit.
GS_PDC_VPS_UTC_CLEAR
resets the
GS_PDC_VPS_UTC_AVL bit.
VITC_CLEAR resets the
VITC_AVL bit.
This is a self-clearing bit.
0
0
1
Reserved.
Notes
MAN_LINE_PGM must be set to
1 for these bits to be effective.
0
0
1
GS_DATA_TYPE.
TTXT_AVL.
Comments
Sets VBI standard to be decoded
from Line 329 (PAL), 277 (NTSC).
Sets VBI standard to be decoded
from Line 16 (PAL), 14 (NTSC).
Sets VBI standard to be decoded
from Line 330 (PAL), 278 (NTSC).
Sets VBI standard to be decoded
from Line 17 (PAL), 15 (NTSC).
Sets VBI standard to be decoded
from Line 331 (PAL), 279 (NTSC).
Sets VBI standard to be decoded
from Line 18 (PAL), 16 (NTSC).
Sets VBI standard to be decoded
from Line 332 (PAL), 280 (NTSC).
Sets VBI standard to be decoded
from Line 19 (PAL), 17 (NTSC).
Sets VBI standard to be decoded
from Line 333 (PAL), 281 (NTSC).
Sets VBI standard to be decoded
from Line 20 (PAL), 18 (NTSC).
Sets VBI standard to be decoded
from Line 334 (PAL), 282 (NTSC).
Sets VBI standard to be decoded
from Line 21 (PAL), 19 (NTSC).
Sets VBI standard to be decoded
from Line 335 (PAL), 283 (NTSC).
Sets VBI standard to be decoded
from Line 22 (PAL), 20 (NTSC).
Sets VBI standard to be decoded
from Line 336 (PAL), 284 (NTSC).
Sets VBI standard to be decoded
from Line 23 (PAL), 21 (NTSC).
Sets VBI standard to be decoded
from Line 337 (PAL), 285 (NTSC).
Sets VBI standard to be decoded
from Line 24 (PAL), 22 (NTSC).
Closed captioning not detected.
Closed captioning detected.
Closed captioning decoded from
odd field.
Closed captioning decoded from
even field.
CGMS/WSS not detected.
CGMS/WSS detected.
0
Rev. A | Page 106 of 112
Does not reinitialize the
CGMS/WSS registers.
Reinitializes the CGMS/WSS
readback registers.
This is a self-clearing bit.
ADV7188
Address Register
Bit Description
GS_PDC_VPS_UTC_CLEAR.
Bit 1
7 6 5 4 3 2 1 0
0
1
Reserved.
VITC_CLEAR.
0x79
0x7A
0x7D
0x7E
0x7F
0x84
0x85
0x86
0x87
0x88
0x89
0x8A
0x8B
0x8C
0x8D
0x8E
0x8F
0x90
0x92
0x93
0x94
0x95
0x96
0x97
0x98
0x99
0x9A
0x9B
VDP_CCAP_DATA_0
(Read Only)
VDP_CCAP_DATA_1
(Read Only)
VDP_CGMS_WSS_DATA_0
(Read Only)
Comments
Does not reinitialize the
GS/PDC/VPS/UTC registers.
Refreshes the GS/PDC/VPS/UTC
readback registers.
Notes
This is a self-clearing bit.
Does not reinitialize the VITC registers.
Reinitializes the VITC
readback registers.
This is a self-clearing bit.
0
0
1
Reserved.
CCAP_BYTE_1 [7:0].
0
x x x x x x x x
Decoded Byte 1 of CC.
CCAP_BYTE_2 [7:0].
x x x x x x x x
Decoded Byte 2 of CC.
x x x x
0 0 0 0
x x x x x x
x x
x x x x x x x x
Decoded CRC sequence for CGMS.
Decoded CGMS/WSS data.
Decoded CRC sequence for CGMS.
Decoded CGMS/WSS data.
x x x x x x x x
Decoded Gemstar/VPS/PDC/UTC data.
x x x x x x x x
Decoded Gemstar/VPS/PDC/UTC data.
x x x x x x x x
Decoded Gemstar/VPS/PDC/UTC data.
x x x x x x x x
Decoded Gemstar/VPS/PDC/UTC data.
x x x x x x x x
Decoded VPS/PDC/UTC data.
x x x x x x x x
Decoded VPS/PDC/UTC data.
x x x x x x x x
Decoded VPS/PDC/UTC data.
x x x x x x x x
Decoded VPS/PDC/UTC data.
x x x x x x x x
Decoded VPS/PDC/UTC data.
x x x x x x x x
Decoded VPS/PDC/UTC data.
x x x x x x x x
Decoded VPS/PDC/UTC data.
x x x x x x x x
Decoded VPS/PDC/UTC data.
x x x x x x x x
Decoded VPS/PDC/UTC data.
x x x x x x x x
Decoded VITC data.
x x x x x x x x
Decoded VITC data.
x x x x x x x x
Decoded VITC data.
x x x x x x x x
Decoded VITC data.
x x x x x x x x
Decoded VITC data.
x x x x x x x x
Decoded VITC data.
x x x x x x x x
Decoded VITC data.
x x x x x x x x
Decoded VITC data.
x x x x x x x x
Decoded VITC data.
x x x x x x x x
Decoded VITC CRC data.
CGMS_CRC [5:2].
Reserved.
VDP_CGMS_WSS_DATA_1 CGMS_WSS [13:8].
(Read Only)
CGMS_CRC [1:0].
VDP_CGMS_WSS_DATA_2 CGMS_WSS [7:0].
(Read Only)
VDP_GS_VPS_PDC_UTC_0 GS_VPS_PDC_UTC_BYTE_0 [7:0].
(Read Only)
VDP_GS_VPS_PDC_UTC_1 GS_VPS_PDC_UTC_BYTE_1 [7:0].
(Read Only)
VDP_GS_VPS_PDC_UTC_2 GS_VPS_PDC_UTC_BYTE_2 [7:0].
(Read Only)
VDP_GS_VPS_PDC_UTC_3 GS_VPS_PDC_UTC_BYTE_3 [7:0].
(Read Only)
VDP_VPS_PDC_UTC_4
VPS_PDC_UTC_BYTE_4 [7:0].
(Read Only)
VDP_VPS_PDC_UTC_5
VPS_PDC_UTC_BYTE_5 [7:0].
(Read Only)
VDP_VPS_PDC_UTC_6
VPS_PDC_UTC_BYTE_6 [7:0].
(Read Only)
VDP_VPS_PDC_UTC_7
VPS_PDC_UTC_BYTE_7 [7:0].
(Read Only)
VDP_VPS_PDC_UTC_8
VPS_PDC_UTC_BYTE_8 [7:0].
(Read Only)
VDP_VPS_PDC_UTC_9
VPS_PDC_UTC_BYTE_9 [7:0].
(Read Only)
VDP_VPS_PDC_UTC_10
VPS_PDC_UTC_BYTE_10 [7:0].
(Read Only)
VDP_VPS_PDC_UTC_11
VPS_PDC_UTC_BYTE_11 [7:0].
(Read Only)
VDP_VPS_PDC_UTC_12
VPS_PDC_UTC_BYTE_12 [7:0].
(Read Only)
VDP_VITC_DATA_0
VITC_DATA_0 [7:0].
(Read Only)
VDP_VITC_DATA_1
VITC_DATA_1 [7:0].
(Read Only)
VDP_VITC_DATA_2
VITC_DATA_2 [7:0].
(Read Only)
VDP_VITC_DATA_3
VITC_DATA_3 [7:0].
(Read Only)
VDP_VITC_DATA_4
VITC_DATA_4 [7:0].
(Read Only)
VDP_VITC_DATA_5
VITC_DATA_5 [7:0].
(Read Only)
VDP_VITC_DATA_6
VITC_DATA_6 [7:0].
(Read Only)
VDP_VITC_DATA_7
VITC_DATA_7 [7:0].
(Read Only)
VDP_VITC_DATA_8
VITC_DATA_8 [7:0].
(Read Only)
VDP_VITC_CALC_CRC
VITC_CRC [7:0].
(Read Only)
Rev. A | Page 107 of 112
ADV7188
Address Register
0x9C
VDP_OUTPUT_SEL
Bit Description
Reserved.
WSS_CGMS_CB_CHANGE.
Bit 1
7 6 5 4 3 2 1 0
0 0 0 0
0
1
GS_VPS_PDC_UTC_CB_CHANGE.
0
1
I2C_GS_VPS_PDC_UTC [1:0].
1
0
0
1
1
0
1
0
1
Shading indicates default settings.
Rev. A | Page 108 of 112
Comments
Notes
Disable content-based updating of
CGMS and WSS data.
Enable content-based updating of
CGMS and WSS data.
Disable content-based updating of
Gemstar, VPS, PDC, and UTC data.
Enable content-based updating of
Gemstar, VPS, PDC, and UTC data.
Gemstar 1×/2×.
VPS.
PDC.
UTC.
The AVAILABLE bit shows the
availability of data only when
its content changes.
Standard expected to be
decoded.
ADV7188
PCB LAYOUT RECOMMENDATIONS
ANALOG INTERFACE INPUTS
Care should be taken when routing the inputs on the PCB.
Track lengths should be kept to a minimum, and 75 Ω trace
impedances should be used when possible. Trace impedances
other than 75 Ω increase the chance of reflections.
POWER SUPPLY DECOUPLING
It is recommended to decouple each power supply pin with
0.1 μF and 10 nF capacitors. The fundamental idea is to have a
decoupling capacitor within about 0.5 cm of each power pin.
Also, avoid placing the capacitor on the side of the PC board
opposite from the ADV7188, because doing so interposes
resistive vias in the path. The decoupling capacitors should be
located between the power plane and the power pin. Current
should flow from the power plane to the capacitor to the power
pin. Do not make the power connection between the capacitor
and the power pin. Placing a via underneath the 100 nF capacitor
pads, down to the power plane, is generally the best approach
(see Figure 49).
VDD
100nF
Figure 50. PCB Ground Layout
Experience has repeatedly shown that the noise performance is
the same or better with a single ground plane. Using multiple
ground planes can be detrimental because each separate ground
plane is smaller, and long ground loops can result.
In some cases, using separate ground planes is unavoidable. For
those cases, it is recommended to place a single ground plane
under the ADV7188. The location of the split should be under the
ADV7188. For this case, it is even more important to place
components wisely because the current loops are much longer
(current takes the path of least resistance). An example of a current
loop is from the power plane to ADV7188 to digital output trace to
digital data receiver to digital ground plane to analog ground plane.
PLL
Place the PLL loop filter components as close as possible to the
ELPF pin. Do not place any digital or other high frequency
traces near these components. Use the values suggested in
Figure 52 with tolerances of 10% or less.
Try to minimize the trace length that the digital outputs drive.
Longer traces have higher capacitance, which requires more
current, causing more internal digital noise. Shorter traces
reduce the possibility of reflections.
VIA TO GND
05478-051
GND
DIGITAL
SECTION
DIGITAL OUTPUTS (BOTH DATA AND CLOCKS)
VIA TO SUPPLY
10nF
ANALOG
SECTION
05478-052
ADV7188
The ADV7188 is a high precision, high speed mixed-signal
device. To achieve the maximum performance from the part, it
is important to have a well laid out PCB board. The following is
a guide for designing a board using the ADV7188.
Figure 49. Recommended Power Supply Decoupling
It is particularly important to maintain low noise and good
stability of PVDD. Careful attention must be paid to regulation,
filtering, and decoupling. It is highly desirable to provide
separate regulated supplies for each of the analog circuitry
groups (AVDD, DVDD, DVDDIO, and PVDD).
Some graphic controllers use substantially different levels of
power when active (during active picture time) and when idle
(during horizontal and vertical sync periods). This can result in
a measurable change in the voltage supplied to the analog supply
regulator, which can, in turn, produce changes in the regulated
analog supply voltage. This can be mitigated by regulating the
analog supply, or at least PVDD, from a different, cleaner power
source, for example, from a 12 V supply.
Adding a 30 Ω to 50 Ω series resistor can suppress reflections,
reduce EMI, and reduce the current spikes inside the ADV7188.
If series resistors are used, place them as close as possible to the
ADV7188 pins. However, try not to add vias or extra length to
the output trace to make the resistors closer.
If possible, limit the capacitance that each digital output drives
to less than 15 pF. This can easily be accomplished by keeping
traces short and by connecting the outputs to only one device.
Loading the outputs with excessive capacitance increases the
current transients inside the ADV7188, creating more digital
noise on its power supplies.
It is also recommended to use a single ground plane for the
entire board. This ground plane should have a space between
the analog and digital sections of the PCB (see Figure 50).
Rev. A | Page 109 of 112
ADV7188
DIGITAL INPUTS
Use the following guidelines to ensure correct operation:
The digital inputs on the ADV7188 are designed to work with
3.3 V signals and are not tolerant of 5 V signals. Extra components are needed if 5 V logic signals are required to be applied
to the decoder.
•
Use a crystal of the correct frequency, 28.63636 MHz.
Tolerance should be 50 ppm or better.
•
User a parallel-resonant crystal.
XTAL AND LOAD CAPACITOR VALUES SELECTION
•
Know the Cload for the crystal part selected. The values of the
C1 and C2 capacitors must be calculated using this Cload value.
Figure 51 shows an example reference clock circuit for the
ADV7188. Special care must be taken when using a crystal
circuit to generate the reference clock for the ADV7188. Small
variations in reference clock frequency may cause autodetection
issues and impair the ADV7188 performance.
C1 = 47pF
R = 1MΩ
C2 = 47pF
05478-054
XTAL
28.63636MHz
To find C1 and C2, use the following formula:
C = 2(Cload − Cstray) − Cpg
where Cstray is usually 2 pF to 3 pF, depending on board traces,
and Cpg (pin-to-ground capacitance) is 4 pF for the ADV7188.
For example, if Cload is 30 pF, the values of C1 and C2 are
calculated to be 50 pF each, and the nearest standard capacitor
value is 47 pF.
Figure 51. Crystal Circuit
Rev. A | Page 110 of 112
ADV7188
TYPICAL CIRCUIT CONNECTION
An example of how to connect the ADV7188 video decoder is shown in Figure 52. For a detailed schematic diagram for the ADV7188,
refer to the ADV7188 evaluation note, which can be obtained from an Analog Devices representative.
FERRITE BEAD
DVDDIO
(3.3V)
33µF
PVDD
(1.8V)
33µF
AVDD
(3.3V)
AGND
10µF
0.1µF
AGND
AGND
FERRITE BEAD
33µF
AGND
10µF
0.1µF
DGND
AIN1
100nF
F_BLNK
AIN7
100nF
BLUE
RED/C
100nF
GREEN
100nF
CVBS/Y 19Ω
100nF
AIN2
AIN8
AIN9
100nF
Pr
100nF
Pb
100nF
Y
AIN4
AIN10
AIN5
100nF
19Ω
AIN11
100nF
CVBS0
AIN6
CAPY1
+
0.1µF
AIN12
56Ω
75Ω
75Ω
75Ω
75Ω
75Ω
56Ω
75Ω
75Ω
56Ω
100nF
AGND
ADV7188
AIN3
10µF
0.1µF
0.01µF POWER SUPPLY
DECOUPLING FOR
AGND EACH POWER PIN
0.01µF POWER SUPPLY
DECOUPLING FOR
DGND EACH POWER PIN
MULTIFORMAT PIXEL PORT
P19 TO P10 10-BIT
ITU-R BT.656 PIXEL DATA AT 27MHz
P9 TO P0 Cb AND Cr 20-BIT
ITU-R BT.656 PIXEL DATA AT 13.5MHz
P19 TO P10 Y 20-BIT
ITU-R BT.656 PIXEL DATA AT 13.5MHz
27MHz OUTPUT CLOCK
13.5MHz OUTPUT CLOCK
OE
0.1µF
AGND
OUTPUT ENABLE INPUT
CAPC1
+
10µF
0.1µF
1nF
CAPC2
AGND
CML
10µF
0.01µF POWER SUPPLY
DECOUPLING FOR
AGND EACH POWER PIN
LLC1
LLC2
1nF
CAPY2
+
0.01µF POWER SUPPLY
DECOUPLING FOR
DGND EACH POWER PIN
P0
P1
P2
P3
P4
P5
P6
P7
P8
P9
P10
P11
P12
P13
P14
P15
P16
P17
P18
P19
DVDDIO
FB
100nF
AVDD
DGND
PVDD
DGND
AGND
Y
C
0.1µF
REFOUT
+
10µF
0.1µF
AGND
INT
SFL
HS
VS
FIELD
INTERRUPT OUTPUT
SFL OUTPUT
HS OUTPUT
VS OUTPUT
FIELD OUTPUT
28.6363MHz
XTAL
DVDDIO
SELECT I2C
ADDRESS
47pF1
1MΩ
ELPF
XTAL1
DGND
47pF1
82nF
DGND
DVSS
10nF
1.7kΩ
ALSB
DVDDIO
2kΩ
DVDDIO
PVDD
2kΩ
MPU INTERFACE
CONTROL LINES
100Ω
100Ω
TEST6
SCLK
TEST7
SDA
AGND
DVDDIO
4.7kΩ
TEST8
RESET
DVDDIO
RESET
AGND
100nF
DGND
1LOAD
DGND
AGND
DGND
Figure 52. Typical Connection Diagram
Rev. A | Page 111 of 112
CAPACITOR VALUES
ARE DEPENDENT ON
CRYSTAL ATTRIBUTES.
05478-053
75Ω
0.1µF
DVDD
CVBS1
S-VIDEO
DGND
10µF
33µF
DVDD
(1.8V)
3.3V
0.1µF
AGND
AGND
FERRITE BEAD
AGND DGND
19Ω
10µF
DGND
DGND
FERRITE BEAD
ADV7188
OUTLINE DIMENSIONS
0.75
0.60
0.45
16.20
16.00 SQ
15.80
1.60
MAX
61
80
60
1
PIN 1
14.20
14.00 SQ
13.80
TOP VIEW
(PINS DOWN)
0.15
0.05
SEATING
PLANE
0.20
0.09
7°
3.5°
0°
0.10
COPLANARITY
VIEW A
ROTATED 90° CCW
20
41
40
21
VIEW A
0.65
BSC
LEAD PITCH
0.38
0.32
0.22
COMPLIANT TO JEDEC STANDARDS MS-026-BEC
051706-A
1.45
1.40
1.35
Figure 53. 80-Lead Low Profile Quad Flat Package [LQFP]
(ST-80-2)
Dimensions shown in millimeters
ORDERING GUIDE
Model 1
ADV7188BSTZ 2
EVAL-ADV7188EB
Temperature Range
−40°C to +85°C
Package Description
80-Lead Low Profile Quad Flat Package [LQFP]
Evaluation Board
Package Option
ST-80-2
1
The ADV7188 is a Pb-free, environmentally friendly product. It is manufactured using the most up-to-date materials and processes. The coating on the leads of each
device is 100% pure Sn electroplate. The device is suitable for Pb-free applications and is able to withstand surface-mount soldering of up to 255°C (±5°C). In addition,
it is backward compatible with conventional SnPb soldering processes. This means that the electroplated Sn coating can be soldered with SnPb solder pastes at
conventional reflow temperatures of 220°C to 235°C.
2
Z = Pb-free part.
Purchase of licensed I2C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I2C Patent
Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips.
©2007 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D05478-0-1/07(A)
Rev. A | Page 112 of 112