PHILIPS LPC2210

LPC2210
16/32-bit ARM microcontroller;
with 10-bit ADC and external memory interface
Rev. 01 — 09 February 2004
Preliminary data
1. General description
The LPC2210 is based on a 16/32 bit ARM7TDMI-S™ CPU with real-time emulation
and embedded trace support. For critical code size applications, the alternative 16-bit
Thumb Mode reduces code by more than 30% with minimal performance penalty.
With its 144 pin package, low power consumption, various 32-bit timers, 8-channel
10-bit ADC, PWM channels and up to 9 external interrupt pins this microcontroller is
particularly suitable for industrial control, medical systems, access control and
point-of-sale. LPC2210 provides up to 76 GPIO depending on bus configuration. With
a wide range of serial communications interfaces, it is also very well suited for
communication gateways, protocol converters and embedded soft modems as well
as many other general-purpose applications.
2. Features
2.1 Key features
■ 16/32-bit ARM7TDMI-S microcontroller in a LQFP144 package.
■ 16 kB on-chip Static RAM.
■ Serial boot-loader using UART0 provides in-system download and programming
capabilities.
■ EmbeddedICE-RT and Embedded Trace interfaces offer real-time debugging with
the on-chip RealMonitor software as well as high speed real-time tracing of
instruction execution.
■ Eight channel 10-bit A/D converter with conversion time as low as 2.44 µs.
■ Two 32-bit timers (with 4 capture and 4 compare channels), PWM unit (6 outputs),
Real Time Clock and Watchdog.
■ Multiple serial interfaces including two UARTs (16C550), Fast I2C (400 kbits/s)
and two SPIs™.
■ Vectored Interrupt Controller with configurable priorities and vector addresses.
■ Configurable external memory interface with up to four banks, each up to 16 Mb
and 8/16/32 bit data width.
■ Up to 76 general purpose I/O pins (5 V tolerant). Up to 9 edge or level sensitive
external interrupt pins available.
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
■ 60 MHz maximum CPU clock available from programmable on-chip
Phase-Locked Loop.
■ On-chip crystal oscillator with an operating range of 1 MHz to 30 MHz.
■ Two low power modes, Idle and Power-down.
■ Processor wake-up from Power-down mode via external interrupt.
■ Individual enable/disable of peripheral functions for power optimization.
■ Dual power supply:
◆ CPU operating voltage range of 1.65 V to 1.95 V (1.8 V ±0.15 V).
◆ I/O power supply range of 3.0 V to 3.6 V (3.3 V ±10%) with 5 V tolerant I/O
pads. 16/32-bit ARM7TDMI-S processor.
3. Ordering information
Table 1:
Ordering information
Type number
Package
Name
LPC2210FBD144 LQFP144
Description
Version
plastic low-profile quad flat package, 144
leads, body 20 × 20 × 1.4 mm
SOT486-1
3.1 Ordering options
Table 2:
Part options
Type number
Flash memory
RAM
CAN
Temperature
range (°C)
LPC2210FBD144
-
16 kB
-
−40 to +85
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
2 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
ARM7TDMI-S
AHB BRIDGE
ARM7 LOCAL BUS
VECTORED INTERRUPT
CONTROLLER
AMBA AHB
(Advanced High-performance Bus)
INTERNAL SRAM
CONTROLLER
16 kB
SRAM
AHB
DECODER
AHB TO VPB
VPB
BRIDGE
DIVIDER
VPB (VLSI
peripheral bus)
EINT3:0
8 x CAP0
8 x MAT
EXTERNAL MEMORY
CONTROLLER
I2C SERIAL
INTERFACE
EXTERNAL
INTERRUPTS
CS3:0*
A23:0*
BLS3:0*
OE, WE*
D31:0*
SCL
SDA
SCK0,1
CAPTURE/
COMPARE
TIMER 0 & 1
SPI SERIAL
INTERFACES 0 & 1
MOSI0,1
MISO0,1
SSEL0,1
TxD0,1
Ain3:0
Ain7:4
XTAL2
SYSTEM
FUNCTIONS
PLL
system
clock
RESET
XTAL1
TEST/DEBUG
INTERFACE
EMULATION TRACE
MODULE
TRST(1)
TMS(1)
TCK(1)
TDI(1)
TDO(1)
4. Block diagram
A/D
CONVERTER
RxD0,1
UART 0 & 1
DSR1,CTS1,
DCD1, RI1
P0.30:0
P1.31:16, 1:0
P2.31:0
GENERAL
PURPOSE I/O
P3.31:0
PWM6:1
PWM0
WATCHDOG
TIMER
REAL TIME
CLOCK
SYSTEM
CONTROL
002aaa793
*Shared with GPIO
(1) When test/debug interface is used, GPIO/other functions sharing these pins are not available.
Fig 1. Block diagram.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
3 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
5. Pinning information
109 P2.4/D4
110 V18
111 VSS
112 V3
113 P1.30/TMS
114 P2.5/D5
115 P2.6/D6
116 P2.7/D7
117 P2.8/D8
119 V3
118 P2.9/D9
120 P2.10/D10
121 P0.18/CAP1.3/MISO1/MAT1.3
122 P0.19/MAT1.2/MOSI1/CAP1.2
123 P0.20/MAT1.3/SSEL1/EINT3
124 P2.11/D11
125 P2.12/D12
126 P1.29/TCK
128 VSS
127 P2.13/D13
129 P2.14/D14
130 P2.15/D15
131 P2.16/D16
132 P2.17/D17
133 P2.18/D18
134 P2.19/D19
136 P2.20/D20
135 RESET
137 P2.21/D21
139 VSSA
138 VSSA_PLL
140 P1.28/TDI
handbook, full pagewidth
141 XTAL2
143 V18A
142 XTAL1
144 P1.27/TDO
5.1 Pinning
P2.22/D22
1
108 P2.3/D3
V3
2
VSS
3
107 VSS
106 P2.2/D2
P0.21/PWM5/CAP1.3
4
105 P2.1/D1
P0.22/CAP0.0/MAT0.0
5
P0.23
6
104 V3
103 VSS
P1.19/TRACEPKT3
7
102 P1.20/TRACESYNC
P0.24
8
101 P0.17/CAP1.2/SCK1/MAT1.2
VSS
9
100 P0.16/EINT0/MAT0.2/CAP0.2
P2.23/D23
10
99 P0.15/RI1/EINT2
P2.24/D24
11
98 P2.0/D0
P2.25/D25
12
97 P3.30/BLS1
P2.26/D26/BOOT0
13
96 P3.31/BLS0
V3A
14
95 P1.21/PIPESTAT0
P1.18/TRACEPKT2
15
94 V3
P2.27/D27/BOOT1
16
93 VSS
P2.28/D28
17
P2.29/D29
18
P2.30/D30/AIN4
19
P2.31/D31/AIN5
20
89 P3.0/A0
P0.25
21
88 P3.1/A1
NC
22
87 P3.2/A2
P0.27/AIN0/CAP0.1/MAT0.1
23
86 P1.22/PIPESTAT1
P1.17/TRACEPKT1
24
85 P0.13/DTR1/MAT1.1
P0.28/AIN1/CAP0.2/MAT0.2
25
84 P0.12/DSR1/MAT1.0
VSS
26
83 P0.11/CTS1/CAP1.1
P3.29/BLS2/AIN6
27
82 P1.23/PIPESTAT2
P3.28/BLS3/AIN7
28
81 P3.3/A3
P3.27/WE
29
80 P3.4/A4
P3.26/CS1
30
V3
31
79 VSS
78 P0.10/RTS1/CAP1.0
P0.29/AIN2/CAP0.3/MAT0.3
32
P0.30/AIN3/EINT3/CAP0.0
33
77 V3
76 P0.9/RxD1/PWM6/EINT3
P1.16/TRACEPKT0
34
75 P0.8/TxD1/PWM4
P3.25/CS2
35
74 P3.5/A5
P3.24/CS3
36
73 P3.6/A6
92 P0.14/DCD1/EINT1
91 P1.0/CS0
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
90 P1.1/OE
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
LPC2210
P3.7/A7
P3.8/A8
P1.24/TRACECLK
P0.7/SSEL0/PWM2/EINT2
VSS
P0.6/MOSI0/CAP0.2
P3.9/A9
P3.10/A10
P3.11/A11
P3.12/A12
P3.13/A13
P0.5/MISO0/MAT0.1
P1.25/EXTIN0
P0.4/SCK0/CAP0.1
P0.3/SDA/MAT0.0/EINT1
V3
P3.14/A14
VSS
P3.15/A15
P3.16/A16
V3
P1.26/RTCK
P0.2/SCL/CAP0.0
P0.1/RxD0/PWM3/EINT0
P3.17/A17
P3.18/A18
P3.19/A19
P3.20/A20
P3.21/A21
P1.31/TRST
P0.0/TxD0/PWM1
P3.22/A22
P3.23/A23/XCLK
V18
VSS
V3
002aaa794
Fig 2. LQFP144 pinning.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
4 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
5.2 Pin description
Table 3:
Pin description
Symbol
Pin
P0.0 to P0.31
42, 49, 50,
I/O
58, 59, 61,
68, 69, 75,
76, 78,
83-85, 92,
99, 100, 101,
121-123, 4-6,
8, 21, 23, 25,
3, 2, 33
Port 0: Port 0 is a 32-bit bi-directional I/O port with individual direction
controls for each bit. The operation of port 0 pins depends upon the pin
function selected via the Pin Connect Block.
P0.0
42
O
TxD0 — Transmitter output for UART0.
O
PWM1 — Pulse Width Modulator output 1.
P0.1
49
I
RxD0 — Receiver input for UART0.
O
PWM3 — Pulse Width Modulator output 3.
I
EINT0 — External interrupt 0 input
I/O
SCL — I2C clock input/output. Open drain output (for I2C compliance).
I
CAP0.0 — Capture input for Timer0, channel 0.
I/O
SDA — I2C data input/output. Open drain output (for I2C compliance).
O
MAT0.0 — Match output for Timer0, channel 0.
I
EINT1 — External interrupt 1 input.
I/O
SCK0 — Serial clock for SPI0. SPI clock output from master or input to slave.
I
CAP0.1 — Capture input for Timer0, channel 1.
I/O
MISO0 — Master In Slave OUT for SPI0. Data input to SPI master or data
output from SPI slave.
O
MAT0.1 — Match output for Timer0, channel 1.
I/O
MOSI0 — Master Out Slave In for SPI0. Data output from SPI master or data
input to SPI slave.
I
CAP0.2 — Capture input for Timer0, channel 2.
P0.2
P0.3
P0.4
50
58
59
P0.5
61
P0.6
68
P0.7
69
P0.8
75
P0.9
76
P0.10
78
Type
Description
Pins 26 and 31 of port 0 are not available.
I
SSEL0 — Slave Select for SPI0. Selects the SPI interface as a slave.
O
PWM2 — Pulse Width Modulator output 2.
I
EINT2 — External interrupt 2 input.
O
TxD1 — Transmitter output for UART1.
O
PWM4 — Pulse Width Modulator output 4.
I
RxD1 — Receiver input for UART1.
O
PWM6 — Pulse Width Modulator output 6.
I
EINT3 — External interrupt 3 input.
O
RTS1 — Request to Send output for UART1.
I
CAP1.0 — Capture input for Timer1, channel 0.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
5 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Table 3:
Pin description…continued
Symbol
Pin
Type
Description
P0.11
83
I
CTS1 — Clear to Send input for UART1.
I
CAP1.1 — Capture input for Timer1, channel 1.
I
DSR1 — Data Set Ready input for UART1.
O
MAT1.0 — Match output for Timer1, channel 0.
O
DTR1 — Data Terminal Ready output for UART1.
O
MAT1.1 — Match output for Timer1, channel 1.
I
DCD1 — Data Carrier Detect input for UART1.
I
EINT1 — External interrupt 1 input.
P0.12
84
P0.13
85
P0.14
92
Note: LOW on this pin while RESET is LOW forces on-chip boot-loader to
take over control of the part after reset.
P0.15
P0.16
P0.17
P0.18
P0.19
P0.20
P0.21
P0.22
99
100
101
121
122
123
4
5
I
RI1 — Ring Indicator input for UART1.
I
EINT2 — External interrupt 2 input.
I
EINT0 — External interrupt 0 input.
O
MAT0.2 — Match output for Timer0, channel 2.
I
CAP0.2 — Capture input for Timer0, channel 2.
I
CAP1.2 — Capture input for Timer1, channel 2.
I/O
SCK1 — Serial Clock for SPI1. SPI clock output from master or input to slave.
O
MAT1.2 — Match output for Timer1, channel 2.
I
CAP1.3 — Capture input for Timer1, channel 3.
I/O
MISO1 — Master In Slave Out for SPI1. Data input to SPI master or data
output from SPI slave.
O
MAT1.3 — Match output for Timer1, channel 3.
O
MAT1.2 — Match output for Timer1, channel 2.
I/O
MOSI1 — Master Out Slave In for SPI1. Data output from SPI master or data
input to SPI slave.
I
CAP1.2 — Capture input for Timer1, channel 2.
O
MAT1.3 — Match output for Timer1, channel 3.
I
SSEL1 — Slave Select for SPI1. Selects the SPI interface as a slave.
I
EINT3 — External interrupt 3 input.
O
PWM5 — Pulse Width Modulator output 5.
I
CAP1.3 — Capture input for TIMER1, channel 3.
I
CAP0.0 — Capture input for Timer0, channel 0.
O
MAT0.0 — Match output for Timer0, channel 0.
P0.23
6
I/O
General purpose bidirectional digital port only.
P0.24
8
I/O
General purpose bidirectional digital port only.
P0.25
21
I/O
General purpose bidirectional digital port only.
P0.27
23
I
AIN0 — A/D converter, input 0. This analog input is always connected to its
pin.
I
CAP0.1 — Capture input for Timer0, channel 1.
O
MAT0.1 — Match output for Timer0, channel 1.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
6 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Table 3:
Pin description…continued
Symbol
Pin
Type
Description
P0.28
25
I
AIN1 — A/D converter, input 1. This analog input is always connected to its
pin.
I
CAP0.2 — Capture input for Timer0, channel 2.
O
MAT0.2 — Match output for Timer0, channel 2.
I
AIN2 — A/D converter, input 2. This analog input is always connected to its
pin.
I
CAP0.3 — Capture input for Timer0, Channel 3.
O
MAT0.3 — Match output for Timer0, channel 3.
I
AIN3 — A/D converter, input 3. This analog input is always connected to its
pin.
I
EINT3 — External interrupt 3 input.
I
CAP0.0 — Capture input for Timer0, channel 0.
P0.29
P0.30
P1.0 to P1.31
P1.0
32
33
91, 90, 34,
I/O
24, 15, 7,
102, 95, 86,
82, 70, 60,
52, 144, 140,
126, 113, 43
Port 1: Port 1 is a 32-bit bi-directional I/O port with individual direction
controls for each bit. The operation of port 1 pins depends upon the pin
function selected via the Pin Connect Block.
91
CS0 — Low-active Chip Select 0 signal.
O
Pins 0 through 15 of port 1 are not available.
(Bank 0 addresses range 8000 0000 - 80FF FFFF)
P1.1
90
O
OE — Low-active Output Enable signal.
P1.16
34
O
TRACEPKT0 — Trace Packet, bit 0. Standard I/O port with internal pull-up.
P1.17
24
O
TRACEPKT1 — Trace Packet, bit 1. Standard I/O port with internal pull-up.
P1.18
15
O
TRACEPKT2 — Trace Packet, bit 2. Standard I/O port with internal pull-up.
P1.19
7
O
TRACEPKT3 — Trace Packet, bit 3. Standard I/O port with internal pull-up.
P1.20
102
O
TRACESYNC — Trace Synchronization. Standard I/O port with internal
pull-up.
Note: LOW on this pin while RESET is LOW, enables pins P1.25:16 to
operate as Trace port after reset.
P1.21
95
O
PIPESTAT0 — Pipeline Status, bit 0. Standard I/O port with internal pull-up.
P1.22
86
O
PIPESTAT1 — Pipeline Status, bit 1. Standard I/O port with internal pull-up.
P1.23
82
O
PIPESTAT2 — Pipeline Status, bit 2. Standard I/O port with internal pull-up.
P1.24
70
O
TRACECLK — Trace Clock. Standard I/O port with internal pull-up.
P1.25
60
I
EXTIN0 — External Trigger Input. Standard I/O with internal pull-up.
P1.26
52
I/O
RTCK — Returned Test Clock output. Extra signal added to the JTAG port.
Assists debugger synchronization when processor frequency varies.
Bi-directional pin with internal pull-up.
Note: LOW on this pin while RESET is LOW, enables pins P1.31:26 to
operate as Debug port after reset.
P1.27
144
O
TDO — Test Data out for JTAG interface.
P1.28
140
I
TDI — Test Data in for JTAG interface.
P1.29
126
I
TCK — Test Clock for JTAG interface.
P1.30
113
I
TMS — Test Mode Select for JTAG interface.
P1.31
43
I
TRST — Test Reset for JTAG interface.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
7 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Table 3:
Pin description…continued
Symbol
Pin
P2.0 to P2.31
98, 105, 106, I/O
108, 109,
114-118,
120, 124,
125, 127,
129-134,
136, 137, 1,
10-13, 16-20
Type
Port 2 — Port 2 is a 32-bit bi-directional I/O port with individual direction
controls for each bit. The operation of port 2 pins depends upon the pin
function selected via the Pin Connect Block.
Description
P2.0
98
I/O
D0 — External memory data line 0.
P2.1
105
I/O
D1 — External memory data line 1.
P2.2
106
I/O
D2 — External memory data line 2.
P2.3
108
I/O
D3 — External memory data line 3.
P2.4
109
I/O
D4 — External memory data line 4.
P2.5
114
I/O
D5 — External memory data line 5.
P2.6
115
I/O
D6 — External memory data line 6.
P2.7
116
I/O
D7 — External memory data line 7.
P2.8
117
I/O
D8 — External memory data line 8.
P2.9
118
I/O
D9 — External memory data line 9.
P2.10
120
I/O
D10 — External memory data line 10.
P2.11
124
I/O
D11 — External memory data line 11.
P2.12
125
I/O
D12 — External memory data line 12.
P2.13
127
I/O
D13 — External memory data line 13.
P2.14
129
I/O
D14 — External memory data line 14.
P2.15
130
I/O
D15 — External memory data line 15.
P2.16
131
I/O
D16 — External memory data line 16.
P2.17
132
I/O
D17 — External memory data line 17.
P2.18
133
I/O
D18 — External memory data line 18.
P2.19
134
I/O
D19 — External memory data line 19.
P2.20
136
I/O
D20 — External memory data line 20.
P2.21
137
I/O
D21 — External memory data line 21.
P2.22
1
I/O
D22 — External memory data line 22.
P2.23
10
I/O
D23 — External memory data line 23.
P2.24
11
I/O
D24 — External memory data line 24.
P2.25
12
I/O
D25 — External memory data line 25.
P2.26
13
I/O
D26 — External memory data line 26.
I
BOOT0 — While RESET is low, together with BOOT1 controls booting and
internal operation. Internal pull-up ensures high state if pin is left
unconnected.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
8 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Table 3:
Pin description…continued
Symbol
Pin
Type
Description
P2.27
16
I/O
D27 — External memory data line 27.
I
BOOT1 — While RESET is low, together with BOOT0 controls booting and
internal operation. Internal pull-up ensures high state if pin is left
unconnected.
BOOT1:0=00 selects 8-bit memory on CS0 for boot.
BOOT1:0=01 selects 16-bit memory on CS0 for boot.
BOOT1:0=10 selects 32-bit memory on CS0 for boot.
BOOT1:0=11 selects 16-bit memory on CS0 for boot.
P2.28
17
I/O
D28 — External memory data line 28.
P2.29
18
I/O
D29 — External memory data line 29.
P2.30
19
P2.31
20
I/O
D30 — External memory data line 30.
I
AIN4 — A/D converter, input 4. This analog input is always connected to its
pin.
I/O
D31 — External memory data line 31.
I
AIN5 — A/D converter, input 5. This analog input is always connected to its
pin.
P3.0 to P3.31
89-87, 81,
I/O
80, 74-71,
66-62, 56,
55, 53,
48-44, 41,
40, 36, 35,
30-27, 97, 96
Port 3 — Port 3 is a 32-bit bi-directional I/O port with individual direction
controls for each bit. The operation of port 3 pins depends upon the pin
function selected via the Pin Connect Block.
P3.0
89
O
A0 — External memory address line 0.
P3.1
88
O
A1 — External memory address line 1.
P3.2
87
O
A2 — External memory address line 2.
P3.3
81
O
A3 — External memory address line 3.
P3.4
80
O
A4 — External memory address line 4.
P3.5
74
O
A5 — External memory address line 5.
P3.6
73
O
A6 — External memory address line 6.
P3.7
72
O
A7 — External memory address line 7.
P3.8
71
O
A8 — External memory address line 8.
P3.9
66
O
A9 — External memory address line 9.
P3.10
65
O
A10 — External memory address line 10.
P3.11
64
O
A11 — External memory address line 11.
P3.12
63
O
A12 — External memory address line 12.
P3.13
62
O
A13 — External memory address line 13.
P3.14
56
O
A14 — External memory address line 14.
P3.15
55
O
A15 — External memory address line 15.
P3.16
53
O
A16 — External memory address line 16.
P3.17
48
O
A17 — External memory address line 17.
P3.18
47
O
A18 — External memory address line 18.
P3.19
46
O
A19 — External memory address line 19.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
9 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Table 3:
Pin description…continued
Symbol
Pin
Type
Description
P3.20
45
O
A20 — External memory address line 20.
P3.21
44
O
A21 — External memory address line 21.
P3.22
41
O
A22 — External memory address line 22.
P3.23
40
P3.24
36
O
A23 — External memory address line 23.
O
XCLK — Clock output.
O
CS3 — Low-active Chip Select 3 signal.
(Bank 3 addresses range 8300 0000 - 83FF FFFF)
P3.25
35
O
P3.26
30
O
CS2 — Low-active Chip Select 2signal.
(Bank 2 addresses range 8200 0000 - 82FF FFFF)
CS1 — Low-active Chip Select 1 signal.
(Bank 1 addresses range 8100 0000 - 81FF FFFF)
P3.27
29
O
WE — Low-active Write enable signal.
P3.28
28
O
BLS3 — Low-active Byte Lane Select signal (Bank 3).
I
AIN7 — A/D converter, input 7. This analog input is always connected to its
pin.
O
BLS2 — Low-active Byte Lane Select signal (Bank 2).
I
AIN6 — A/D converter, input 6. This analog input is always connected to its
pin.
P3.29
27
P3.30
97
O
BLS1 — Low-active Byte Lane Select signal (Bank 1).
P3.31
96
O
BLS0 — Low-active Byte Lane Select signal (Bank 0).
NC
22
RESET
135
I
External Reset input: A LOW on this pin resets the device, causing I/O ports
and peripherals to take on their default states, and processor execution to
begin at address 0. TTL with hysteresis, 5 V tolerant.
XTAL1
142
I
Input to the oscillator circuit and internal clock generator circuits.
XTAL2
141
O
Output from the oscillator amplifier.
VSS
3, 9, 26, 38, I
54, 67, 79,
93, 103, 107,
111, 128
Ground: 0 V reference.
VSSA
139
I
Analog Ground: 0 V reference. This should nominally be the same voltage
as VSS, but should be isolated to minimize noise and error.
VSSA_PLL
138
I
PLL Analog Ground: 0 V reference. This should nominally be the same
voltage as VSS, but should be isolated to minimize noise and error.
V18
37, 110
I
1.8 V Core Power Supply: This is the power supply voltage for internal
circuitry.
V18A
143
I
Analog 1.8 V Core Power Supply: This is the power supply voltage for
internal circuitry. This should be nominally the same voltage as V18 but should
be isolated to minimize noise and error.
V3
2, 31, 39, 51, I
57, 77, 94,
104, 112, 119
3.3 V Pad Power Supply: This is the power supply voltage for the I/O ports.
V3A
14
Analog 3.3 V Pad Power Supply: This should be nominally the same voltage
as V3 but should be isolated to minimize noise and error.
Pin not connected.
I
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
10 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
6. Functional description
Details of the LPC2210 systems and peripheral functions are described in the
following sections.
6.1 Architectural overview
The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high
performance and very low power consumption. The ARM architecture is based on
Reduced Instruction Set Computer (RISC) principles, and the instruction set and
related decode mechanism are much simpler than those of microprogrammed
Complex Instruction Set Computers. This simplicity results in a high instruction
throughput and impressive real-time interrupt response from a small and
cost-effective processor core.
Pipeline techniques are employed so that all parts of the processing and memory
systems can operate continuously. Typically, while one instruction is being executed,
its successor is being decoded, and a third instruction is being fetched from memory.
The ARM7TDMI-S processor also employs a unique architectural strategy known as
THUMB, which makes it ideally suited to high-volume applications with memory
restrictions, or applications where code density is an issue.
The key idea behind THUMB is that of a super-reduced instruction set. Essentially,
the ARM7TDMI-S processor has two instruction sets:
• The standard 32-bit ARM set.
• A 16-bit THUMB set.
The THUMB set’s 16-bit instruction length allows it to approach twice the density of
standard ARM code while retaining most of the ARM’s performance advantage over a
traditional 16-bit processor using 16-bit registers. This is possible because THUMB
code operates on the same 32-bit register set as ARM code.
THUMB code is able to provide up to 65% of the code size of ARM, and 160% of the
performance of an equivalent ARM processor connected to a 16-bit memory system.
6.2 On-Chip static RAM
On-Chip static RAM may be used for code and/or data storage. The SRAM may be
accessed as 8-bits, 16-bits, and 32-bits. The LPC2210 provides 16 kB of static RAM.
6.3 Memory map
The LPC2210 memory maps incorporate several distinct regions, as shown in the
following figures.
In addition, the CPU interrupt vectors may be re-mapped to allow them to reside in
either on-chip boot-loader, external memory BANK0 or on-chip static RAM. This is
described in Section 6.19 “System control”.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
11 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
4.0 GB
0xFFFF FFFF
AHB PERIPHERALS
3.75 GB
VPB PERIPHERALS
0xF000 0000
0xEFFF FFFF
0xE000 0000
0xDFFF FFFF
3.5 GB
RESERVED ADDRESS SPACE
3.0 GB
0x8400 0000
0x83FF FFFF
EXTERNAL MEMORY BANK3
EXTERNAL MEMORY BANK2
EXTERNAL MEMORY BANK1
EXTERNAL MEMORY BANK0
2.0 GB
BOOT BLOCK (RE-MAPPED FROM
ON-CHIP ROM MEMORY
0x8300 0000
0x82FF FFFF
0x8200 0000
0x81FF FFFF
0x8100 0000
0x80FF FFFF
0x8000 0000
0x7FFF FFFF
0x7FFF E000
0x7FFF DFFF
RESERVED ADDRESS SPACE
0x4004 0000
0x4000 3FFF
16 KBYTE ON-CHIP STATIC RAM
0x4000 0000
0x3FFF FFFF
1.0 GB
RESERVED ADDRESS SPACE
0.0 GB
0x0000 0000
002aaa795
Fig 3. LPC2210 memory map.
6.4 Interrupt controller
The Vectored Interrupt Controller (VIC) accepts all of the interrupt request inputs and
categorizes them as FIQ, vectored IRQ, and non-vectored IRQ as defined by
programmable settings. The programmable assignment scheme means that priorities
of interrupts from the various peripherals can be dynamically assigned and adjusted.
Fast Interrupt reQuest (FIQ) has the highest priority. If more than one request is
assigned to FIQ, the VIC combines the requests to produce the FIQ signal to the
ARM processor. The fastest possible FIQ latency is achieved when only one request
is classified as FIQ, because then the FIQ service routine can simply start dealing
with that device. But if more than one request is assigned to the FIQ class, the FIQ
service routine can read a word from the VIC that identifies which FIQ source(s) is
(are) requesting an interrupt.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
12 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Vectored IRQs have the middle priority. Sixteen of the interrupt requests can be
assigned to this category. Any of the interrupt requests can be assigned to any of the
16 vectored IRQ slots, among which slot 0 has the highest priority and slot 15 has the
lowest.
Non-vectored IRQs have the lowest priority.
The VIC combines the requests from all the vectored and non-vectored IRQs to
produce the IRQ signal to the ARM processor. The IRQ service routine can start by
reading a register from the VIC and jumping there. If any of the vectored IRQs are
requesting, the VIC provides the address of the highest-priority requesting IRQs
service routine, otherwise it provides the address of a default routine that is shared by
all the non-vectored IRQs. The default routine can read another VIC register to see
what IRQs are active.
6.4.1
Interrupt sources
Table 4 lists the interrupt sources for each peripheral function. Each peripheral device
has one interrupt line connected to the Vectored Interrupt Controller, but may have
several internal interrupt flags. Individual interrupt flags may also represent more than
one interrupt source.
Table 4:
Interrupt sources
Block
Flag(s)
VIC channel #
WDT
Watchdog Interrupt (WDINT)
0
-
Reserved for software interrupts only
1
ARM Core
Embedded ICE, DbgCommRx
2
ARM Core
Embedded ICE, DbgCommTx
3
Timer0
Match 0 - 3 (MR0, MR1, MR2, MR3)
4
Timer1
Match 0 - 3 (MR0, MR1, MR2, MR3)
5
UART0
Rx Line Status (RLS)
6
Transmit Holding Register empty (THRE)
Rx Data Available (RDA)
Character Time-out Indicator (CTI)
UART1
Rx Line Status (RLS)
7
Transmit Holding Register empty (THRE)
Rx Data Available (RDA)
Character Time-out Indicator (CTI)
Modem Status Interrupt (MSI)
PWM0
Match 0 - 6 (MR0, MR1, MR2, MR3, MR4, MR5, MR6)
8
I2C
SI (state change)
9
SPI0
SPIF, MODF
10
SPI1
SPIF, MODF
11
PLL
PLL Lock (PLOCK)
12
RTC
RTCCIF (Counter Increment), RTCALF (Alarm)
13
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
13 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Table 4:
Interrupt sources…continued
Block
Flag(s)
VIC channel #
System Control External Interrupt 0 (EINT0)
14
External Interrupt 1 (EINT1)
15
External Interrupt 2 (EINT2)
16
A/D
External Interrupt 3 (EINT3)
17
A/D Converter
18
6.5 Pin connect block
The pin connect block allows selected pins of the microcontroller to have more than
one function. Configuration registers control the multiplexers to allow connection
between the pin and the on chip peripherals. Peripherals should be connected to the
appropriate pins prior to being activated, and prior to any related interrupt(s) being
enabled. Activity of any enabled peripheral function that is not mapped to a related
pin should be considered undefined.
The Pin Control Module contains three registers as shown in Table 5.
Table 5:
Address
Name
Description
Access
0xE002C000
PINSEL0
Pin function select register 0
Read/Write
0xE002C004
PINSEL1
Pin function select register 1
Read/Write
0xE002C014
PINSEL2
Pin function select register 2
Read/Write
6.6 Pin function select register 0 (PINSEL0 - 0xE002C000)
The PINSEL0 register controls the functions of the pins as per the settings listed in
Table 6. The direction control bit in the IODIR register is effective only when the GPIO
function is selected for a pin. For other functions, direction is controlled automatically.
Settings other than those shown in Table 6 are reserved, and should not be used
Table 6:
Pin function select register 0 (PINSEL0 - 0xE002C000)
PINSEL0
Pin name
1:0
P0.0
3:2
5:4
P0.1
P0.2
Value
Value after Reset
0
0
0
GPIO Port 0.0
0
1
TxD (UART0)
1
0
PWM1
1
1
Reserved
0
0
GPIO Port 0.1
0
1
RxD (UART0)
1
0
PWM3
1
1
EINT0
0
0
GPIO Port 0.2
0
1
SCL (I2C)
1
0
Capture 0.0 (Timer0)
1
1
Reserved
0
0
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Function
Rev. 01 — 09 February 2004
14 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Table 6:
Pin function select register 0 (PINSEL0 - 0xE002C000)…continued
PINSEL0
Pin name
Value
7:6
P0.3
0
9:8
11:10
13:12
15:14
17:16
19:18
21:20
23:22
25:24
P0.4
P0.5
P0.6
P0.7
P0.8
P0.9
P0.10
P0.11
P0.12
Function
Value after Reset
0
GPIO Port 0.3
0
0
1
SDA
(I2C)
1
0
Match 0.0 (Timer0)
1
1
EINT1
0
0
GPIO Port 0.4
0
1
SCK (SPI0)
1
0
Capture 0.1 (Timer0)
1
1
Reserved
0
0
GPIO Port 0.5
0
1
MISO (SPI0)
1
0
Match 0.1 (Timer0)
1
1
Reserved
0
0
GPIO Port 0.6
0
1
MOSI (SPI0)
1
0
Capture 0.2 (Timer0)
1
1
Reserved
0
0
GPIO Port 0.7
0
1
SSEL (SPI0)
1
0
PWM2
1
1
EINT2
0
0
GPIO Port 0.8
0
1
TxD UART1
1
0
PWM4
1
1
Reserved
0
0
GPIO Port 0.9
0
1
RxD (UART1)
1
0
PWM6
1
1
EINT3
0
0
GPIO Port 0.10
0
1
RTS (UART1)
1
0
Capture 1.0 (Timer1)
1
1
Reserved
0
0
GPIO Port 0.11
0
1
CTS (UART1)
1
0
Capture 1.1 (Timer1)
1
1
Reserved
0
0
GPIO Port 0.12
0
1
DSR (UART1)
1
0
Match 1.0 (Timer1)
1
1
Reserved
0
0
0
0
0
0
0
0
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
0
Rev. 01 — 09 February 2004
15 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Table 6:
Pin function select register 0 (PINSEL0 - 0xE002C000)…continued
PINSEL0
Pin name
Value
Function
Value after Reset
27:26
P0.13
0
0
GPIO Port 0.13
0
0
1
DTR (UART1)
1
0
Match 1.1 (Timer1)
1
1
Reserved
0
0
GPIO Port 0.14
0
1
DCD (UART1)
1
0
EINT1
1
1
Reserved
0
0
GPIO Port 0.15
0
1
RI (UART1)
1
0
EINT2
1
1
Reserved
29:28
31:30
P0.14
P0.15
0
0
6.7 Pin function select register 1 (PINSEL1 - 0xE002C004)
The PINSEL1 register controls the functions of the pins as per the settings listed in
Table 7. The direction control bit in the IODIR register is effective only when the GPIO
function is selected for a pin. For other functions direction is controlled automatically.
Settings other than those shown in the table are reserved, and should not be used.
Table 7:
Pin function select register 1 (PINSEL1 - 0xE002C004)
PINSEL1
Pin Name
1:0
P0.16
3:2
5:4
7:6
9:8
P0.17
P0.18
P0.19
P0.20
Value
Value after
Reset
0
0
0
GPIO Port 0.16
0
1
EINT0
1
0
Match 0.2 (Timer0)
1
1
Capture 0.2 (Timer0)
0
0
GPIO Port 0.17
0
1
Capture 1.2 (Timer1)
1
0
SCK (SPI1)
1
1
Match 1.2 (Timer1)
0
0
GPIO Port 0.18
0
1
Capture 1.3 (Timer1)
1
0
MISO (SPI1)
1
1
Match 1.3 (Timer1)
0
0
GPIO Port 0.19
0
1
Match 1.2 (Timer1)
1
0
MOSI (SPI1)
1
1
Capture 1.2 (Timer1)
0
0
GPIO Port 0.20
0
1
Match 1.3 (Timer1)
1
0
SSEL (SPI1)
1
1
EINT3
0
0
0
0
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Function
Rev. 01 — 09 February 2004
16 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Table 7:
Pin function select register 1 (PINSEL1 - 0xE002C004)…continued
PINSEL1
Pin Name
Value
11:10
P0.21
0
13:12
15:14
17:16
19:18
21:20
23:22
25:24
27:26
29:28
P0.22
P0.23
P0.24
P0.25
P0.26
P0.27
P0.28
P0.29
P0.30
Function
Value after
Reset
0
GPIO Port 0.21
0
0
1
PWM5
1
0
Reserved
1
1
Capture 1.3 (Timer1)
0
0
GPIO Port 0.22
0
1
Reserved
1
0
Capture 0.0 (Timer0)
1
1
Match 0.0 (Timer0)
0
0
GPIO Port 0.23
0
1
Reserved
1
0
Reserved
1
1
Reserved
0
0
GPIO Port 0.24
0
1
Reserved
1
0
Reserved
1
1
Reserved
0
0
GPIO Port 0.25
0
1
Reserved
1
0
Reserved
1
1
Reserved
0
0
Reserved
0
1
Reserved
1
0
Reserved
1
1
Reserved
0
0
GPIO Port 0.27
0
1
AIN0 (A/D input 0)
1
0
Capture 0.1 (Timer0)
1
1
Match 0.1 (Timer0)
0
0
GPIO Port 0.28
0
1
AIN1 (A/D input 1)
1
0
Capture 0.2 (Timer0)
1
1
Match 0.2 (Timer0)
0
0
GPIO Port 0.29
0
1
AIN2 (A/D input 2)
1
0
Capture 0.3 (Timer0)
1
1
Match 0.3 (Timer0)
0
0
GPIO Port 0.30
0
1
AIN3 (A/D input 0)
1
0
EINT3
1
1
Capture 0.0 (Timer0)
0
0
0
0
1
1
1
1
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
0
Rev. 01 — 09 February 2004
17 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Table 7:
Pin function select register 1 (PINSEL1 - 0xE002C004)…continued
PINSEL1
Pin Name
Value
Function
Value after
Reset
31:30
P0.31
0
0
Reserved
0
0
1
Reserved
1
0
Reserved
1
1
Reserved
6.8 Pin function select register 2 (PINSEL2 - 0xE002C014)
The PINSEL2 register controls the functions of the pins as per the settings listed in
Table 8. The direction control bit in the IODIR register is effective only when the GPIO
function is selected for a pin. For other functions direction is controlled automatically.
Settings other than those shown in the table are reserved, and should not be used.
Table 8:
Pin function select register 2 (PINSEL2 - 0xE002C014)
PINSEL2 bits
Description
Reset value
1:0
Reserved.
-
2
When 0, pins P1.36:26 are used as GPIO pins. When 1, P1.31:26 are used as a P1.26/RTCK
Debug port.
3
When 0, pins P1.25:16 are used as GPIO pins. When 1, P1.25:16 are used as a P1.20/
Trace port.
TRACESYNC
5:4
Controls the use of the data bus and strobe pins:
BOOT1:0
Pins P2.7:0
11 = P2.7:0
0x or 10 = D7:0
Pin P1.0
11 = P1.0
0x or 10 = CS0
Pin P1.1
11 = P1.1
0x or 10 = OE
Pin P3.31
11 = P3.31
0x or 10 = BLS0
Pins P2.15:8
00 or 11 = P2.15:8
01 or 10 = D15:8
Pin P3.30
00 or 11 = P3.30
01 or 10 = BLS1
Pins P2.27:16
0x or 11 = P2.27:16
Pins P2.29:28
0x or 11 = P2.29:28 or reserved
10 = D29:28
Pins P2.31:30
0x or 11 = P2.31:30 or AIN5:4
10 = D31:30
Pins P3.29:28
0x or 11 = P3.29:28 or AIN6:7
10 = BLS2:3
10 = D27:16
6
If bits 5:4 are not 10, controls the use of pin P3.29: 0 enables P3.29, 1 enables
AIN6.
1
7
If bits 5:4 are not 10, controls the use of pin P3.28: 0 enables P3.28, 1 enables
AIN7.
1
8
Controls the use of pin P3.27: 0 enables P3.27, 1 enables WE.
0
10:9
Reserved.
-
11
Controls the use of pin P3.26: 0 enables P3.26, 1 enables CS1.
0
12
Reserved.
-
13
If bits 25:23 are not 111, controls the use of pin P3.23/A23/XCLK: 0 enables
P3.23, 1 enables XCLK.
0
15:14
Controls the use of pin P3.25: 00 enables P3.25, 01 enables CS2, 10 and 11
are reserved values.
00
17:16
Controls the use of pin P3.24: 00 enables P3.24, 01 enables CS3, 10 and 11
are reserved values.
00
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
18 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Table 8:
Pin function select register 2 (PINSEL2 - 0xE002C014)…continued
PINSEL2 bits
Description
Reset value
19:18
Reserved.
-
20
If bits 5:4 are not 10, controls the use of pin P2.29:28: 0 enables P2.29:28, 1 is
reserved
0
21
If bits 5:4 are not 10, controls the use of pin P2.30: 0 enables P2.30, 1 enables
AIN4.
1
22
If bits 5:4 are not 10, controls the use of pin P2.31: 0 enables P2.31, 1 enables
AIN5.
1
23
Controls whether P3.0/A0 is a port pin (0) or an address line (1).
1 if BOOT1:0=00
at RESET=0,
0 otherwise
24
Controls whether P3.1/A1 is a port pin (0) or an address line (1).
BOOT1 during
Reset
27:25
Controls the number of pins among P3.23/A23/XCLK and P3.22:2/A2.22:2 that
are address lines:
000 if
BOOT1:0=11 at
Reset, 111
otherwise
31:28
000 = None
100 = A11:2 are address lines.
001 = A3:2 are address
lines.
101 = A15:2 are address lines.
010 = A5:2 are address
lines.
110 = A19:2 are address lines.
011 = A7:2 are address
lines.
111 = A23:2 are address lines.
Reserved.
6.9 External memory controller
The external Static Memory Controller is a module which provides an interface
between the system bus and external (off-chip) memory devices. It provides support
for up to four independently configurable memory banks (16 MBytes each with byte
lane enable control) simultaneously. Each memory banks is capable of supporting
SRAM, ROM, Flash EPROM, Burst ROM memory, or some external I/O devices.
Each memory bank may be 8, 16, or 32 bits wide.
6.10 General purpose parallel I/O
Device pins that are not connected to a specific peripheral function are controlled by
the GPIO registers. Pins may be dynamically configured as inputs or outputs.
Separate registers allow setting or clearing any number of outputs simultaneously.
The value of the output register may be read back, as well as the current state of the
port pins.
6.10.1
Features
• Direction control of individual bits.
• Separate control of output set and clear.
• All I/O default to inputs after reset.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
19 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
6.11 10-bit A/D converter
The LPC2210 contains a single 10-bit successive approximation analog to digital
converter with eight multiplexed channels.
6.11.1
Features
•
•
•
•
Measurement range of 0 V to 3 V.
Capable of performing more than 400,000 10-bit samples per second.
Burst conversion mode for single or multiple inputs.
Optional conversion on transition on input pin or Timer Match signal.
6.12 UARTs
The LPC2210 contains two UARTs. One UART provides a full modem control
handshake interface, the other provides only transmit and receive data lines.
6.12.1
Features
•
•
•
•
•
16 byte Receive and Transmit FIFOs.
Register locations conform to ‘550 industry standard.
Receiver FIFO trigger points at 1, 4, 8, and 14 bytes
Built-in baud rate generator.
Standard modem interface signals included on UART1.
6.13 I2C serial I/O controller
I2C is a bi-directional bus for inter-IC control using only two wires: a serial clock line
(SCL), and a serial data line (SDA). Each device is recognized by a unique address
and can operate as either a receiver-only device (e.g. an LCD driver or a transmitter
with the capability to both receive and send information (such as memory).
Transmitters and/or receivers can operate in either master or slave mode, depending
on whether the chip has to initiate a data transfer or is only addressed. I2C is a
multi-master bus, it can be controlled by more than one bus master connected to it.
I2C implemented in LPC2210 supports bit rate up to 400 kbit/s (Fast I2C).
6.13.1
Features
• Standard I2C compliant bus interface.
• Easy to configure as Master, Slave, or Master/Slave.
• Programmable clocks allow versatile rate control.
• Bidirectional data transfer between masters and slaves.
• Multi-master bus (no central master).
• Arbitration between simultaneously transmitting masters without corruption of
serial data on the bus.
• Serial clock synchronization allows devices with different bit rates to communicate
via one serial bus.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
20 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
• Serial clock synchronization can be used as a handshake mechanism to suspend
and resume serial transfer.
• The I2C bus may be used for test and diagnostic purposes.
6.14 SPI serial I/O controller
The LPC2210 contains two SPIs. The SPI is a full duplex serial interface, designed to
be able to handle multiple masters and slaves connected to a given bus. Only a single
master and a single slave can communicate on the interface during a given data
transfer. During a data transfer the master always sends a byte of data to the slave,
and the slave always sends a byte of data to the master.
6.14.1
Features
• Compliant with Serial Peripheral Interface (SPI) specification.
• Synchronous, Serial, Full Duplex, Communication.
• Combined SPI master and slave.
• Maximum data bit rate of one eighth of the input clock rate.
6.15 General purpose timers
The Timer is designed to count cycles of the peripheral clock (PCLK) and optionally
generate interrupts or perform other actions at specified timer values, based on four
match registers. It also includes four capture inputs to trap the timer value when an
input signal transitions, optionally generating an interrupt. Multiple pins can be
selected to perform a single capture or match function, providing an application with
‘or’ and ‘and’, as well as ‘broadcast’ functions among them.
6.15.1
Features
• A 32-bit Timer/Counter with a programmable 32-bit Prescaler.
• Four 32-bit capture channels per timer that can take a snapshot of the timer value
when an input signal transitions. A capture event may also optionally generate an
interrupt.
• Four 32-bit match registers that allow:
– Continuous operation with optional interrupt generation on match.
– Stop timer on match with optional interrupt generation.
– Reset timer on match with optional interrupt generation.
• Four external outputs per timer corresponding to match registers, with the following
capabilities:
– Set LOW on match.
– Set HIGH on match.
– Toggle on match.
– Do nothing on match.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
21 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
6.16 Watchdog timer
The purpose of the Watchdog is to reset the microcontroller within a reasonable
amount of time if it enters an erroneous state. When enabled, the Watchdog will
generate a system reset if the user program fails to ‘feed’ (or reload) the Watchdog
within a predetermined amount of time.
6.16.1
Features
• Internally resets chip if not periodically reloaded.
• Debug mode.
• Enabled by software but requires a hardware reset or a Watchdog reset/interrupt to
be disabled.
• Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.
• Flag to indicate Watchdog reset.
• Programmable 32-bit timer with internal pre-scaler.
• Selectable time period from (tpclk × 256 × 4) to (tpclk × 232 × 4) in multiples of
tpclk × 4.
6.17 Real time clock
The Real Time Clock (RTC) is designed to provide a set of counters to measure time
when normal or idle operating mode is selected. The RTC has been designed to use
little power, making it suitable for battery powered systems where the CPU is not
running continuously (Idle mode).
6.17.1
Features
• Measures the passage of time to maintain a calendar and clock.
• Ultra Low Power design to support battery powered systems.
• Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and
Day of Year.
• Programmable Reference Clock Divider allows adjustment of the RTC to match
various crystal frequencies.
6.18 Pulse width modulator
The PWM is based on the standard Timer block and inherits all of its features,
although only the PWM function is pinned out on the LPC2210. The Timer is
designed to count cycles of the peripheral clock (PCLK) and optionally generate
interrupts or perform other actions when specified timer values occur, based on
seven match registers. The PWM function is also based on match register events.
The ability to separately control rising and falling edge locations allows the PWM to
be used for more applications. For instance, multi-phase motor control typically
requires three non-overlapping PWM outputs with individual control of all three pulse
widths and positions.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
22 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Two match registers can be used to provide a single edge controlled PWM output.
One match register (MR0) controls the PWM cycle rate, by resetting the count upon
match. The other match register controls the PWM edge position. Additional single
edge controlled PWM outputs require only one match register each, since the
repetition rate is the same for all PWM outputs. Multiple single edge controlled PWM
outputs will all have a rising edge at the beginning of each PWM cycle, when an MR0
match occurs.
Three match registers can be used to provide a PWM output with both edges
controlled. Again, the MR0 match register controls the PWM cycle rate. The other
match registers control the two PWM edge positions. Additional double edge
controlled PWM outputs require only two match registers each, since the repetition
rate is the same for all PWM outputs.
With double edge controlled PWM outputs, specific match registers control the rising
and falling edge of the output. This allows both positive going PWM pulses (when the
rising edge occurs prior to the falling edge), and negative going PWM pulses (when
the falling edge occurs prior to the rising edge).
6.18.1
Features
• Seven match registers allow up to six single edge controlled or three double edge
controlled PWM outputs, or a mix of both types.
• The match registers also allow:
– Continuous operation with optional interrupt generation on match.
– Stop timer on match with optional interrupt generation.
– Reset timer on match with optional interrupt generation.
• Supports single edge controlled and/or double edge controlled PWM outputs.
Single edge controlled PWM outputs all go HIGH at the beginning of each cycle
unless the output is a constant LOW. Double edge controlled PWM outputs can
have either edge occur at any position within a cycle. This allows for both positive
going and negative going pulses.
• Pulse period and width can be any number of timer counts. This allows complete
flexibility in the trade-off between resolution and repetition rate. All PWM outputs
will occur at the same repetition rate.
• Double edge controlled PWM outputs can be programmed to be either positive
going or negative going pulses.
• Match register updates are synchronized with pulse outputs to prevent generation
of erroneous pulses. Software must ‘release’ new match values before they can
become effective.
• May be used as a standard timer if the PWM mode is not enabled.
• A 32-bit Timer/Counter with a programmable 32-bit Prescaler.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
23 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
6.19 System control
6.19.1
Crystal oscillator
The oscillator supports crystals in the range of 1 MHz to 30 MHz. The oscillator
output frequency is called fosc and the ARM processor clock frequency is referred to
as cclk for purposes of rate equations, etc. fosc and cclk are the same value unless
the PLL is running and connected. Refer to Section 6.19.2 “PLL” for additional
information.
6.19.2
PLL
The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The
input frequency is multiplied up into the range of 10 MHz to 60 MHz with a Current
Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32 (in
practice, the multiplier value cannot be higher than 6 on this family of microcontrollers
due to the upper frequency limit of the CPU). The CCO operates in the range of
156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO
within its frequency range while the PLL is providing the desired output frequency.
The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock.
Since the minimum output divider value is 2, it is insured that the PLL output has a
50% duty cycle.The PLL is turned off and bypassed following a chip Reset and may
be enabled by software. The program must configure and activate the PLL, wait for
the PLL to Lock, then connect to the PLL as a clock source.
6.19.3
Reset and wake-up timer
Reset has two sources on the LPC2210: the RESET pin and Watchdog Reset. The
RESET pin is a Schmitt trigger input pin with an additional glitch filter. Assertion of
chip Reset by any source starts the Wake-up Timer (see Wake-up Timer description
below), causing the internal chip reset to remain asserted until the external Reset is
de-asserted, the oscillator is running, a fixed number of clocks have passed, and the
on-chip circuitry has completed its initialization.
When the internal Reset is removed, the processor begins executing at address 0,
which is the Reset vector. At that point, all of the processor and peripheral registers
have been initialized to predetermined values.
The wake-up timer ensures that the oscillator and other analog functions required for
chip operation are fully functional before the processor is allowed to execute
instructions. This is important at power on, all types of Reset, and whenever any of
the aforementioned functions are turned off for any reason. Since the oscillator and
other functions are turned off during Power-down mode, any wake-up of the
processor from Power-down mode makes use of the Wake-up Timer.
The Wake-up Timer monitors the crystal oscillator as the means of checking whether
it is safe to begin code execution. When power is applied to the chip, or some event
caused the chip to exit Power-down mode, some time is required for the oscillator to
produce a signal of sufficient amplitude to drive the clock logic. The amount of time
depends on many factors, including the rate of VDD ramp (in the case of power on),
the type of crystal and its electrical characteristics (if a quartz crystal is used), as well
as any other external circuitry (e.g. capacitors), and the characteristics of the
oscillator itself under the existing ambient conditions.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
24 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
6.19.4
External interrupt inputs
The LPC2210 includes up to nine edge or level sensitive External Interrupt Inputs as
selectable pin functions. When the pins are combined, external events can be
processed as four independent interrupt signals. The External Interrupt Inputs can
optionally be used to wake up the processor from Power-down mode.
6.19.5
Memory Mapping Control
The Memory Mapping Control alters the mapping of the interrupt vectors that appear
beginning at address 0x00000000. Vectors may be mapped to the bottom of the
BANK0 external memory, or to the on-chip static RAM. This allows code running in
different memory spaces to have control of the interrupts.
6.19.6
Power Control
The LPC2210 supports two reduced power modes: Idle mode and Power-down
mode. In Idle mode, execution of instructions is suspended until either a Reset or
interrupt occurs. Peripheral functions continue operation during Idle mode and may
generate interrupts to cause the processor to resume execution. Idle mode eliminates
power used by the processor itself, memory systems and related controllers, and
internal buses.
In Power-down mode, the oscillator is shut down and the chip receives no internal
clocks. The processor state and registers, peripheral registers, and internal SRAM
values are preserved throughout Power-down mode and the logic levels of chip
output pins remain static. The Power-down mode can be terminated and normal
operation resumed by either a Reset or certain specific interrupts that are able to
function without clocks. Since all dynamic operation of the chip is suspended,
Power-down mode reduces chip power consumption to nearly zero.
A Power Control for Peripherals feature allows individual peripherals to be turned off if
they are not needed in the application, resulting in additional power savings.
6.19.7
VPB bus
The VPB Divider determines the relationship between the processor clock (cclk) and
the clock used by peripheral devices (PCLK). The VPB Divider serves two purposes.
The first is that the VPB bus cannot operate at the highest speeds of the CPU. In
order to compensate for this, the VPB bus may be slowed down to one half or one
fourth of the processor clock rate. The default condition at reset is for the VPB bus to
run at one quarter of the CPU clock. The second purpose of the VPB Divider is to
allow power savings when an application does not require any peripherals to run at
the full processor rate. Because the VPB Divider is connected to the PLL output, the
PLL remains active (if it was running) during Idle mode.
6.20 Emulation and debugging
The LPC2210 supports emulation and debugging via a JTAG serial port. A trace port
allows tracing program execution. Debugging and trace functions are multiplexed only
with GPIOs on Port 1. This means that all communication, timer and interface
peripherals residing on Port 0 are available during the development and debugging
phase as they are when the application is run in the embedded system itself.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
25 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
6.20.1
Embedded ICE™
Standard ARM EmbeddedICE logic provides on-chip debug support. The debugging
of the target system requires a host computer running the debugger software and an
EmbeddedICE protocol convertor. EmbeddedICE protocol convertor converts the
Remote Debug Protocol commands to the JTAG data needed to access the ARM
core.
The ARM core has a Debug Communication Channel function built-in. The debug
communication channel allows a program running on the target to communicate with
the host debugger or another separate host without stopping the program flow or
even entering the debug state. The debug communication channel is accessed as a
co-processor 14 by the program running on the ARM7TDMI-S core. The debug
communication channel allows the JTAG port to be used for sending and receiving
data without affecting the normal program flow. The debug communication channel
data and control registers are mapped in to addresses in the EmbeddedICE™ logic.
6.20.2
Embedded trace
Since the LPC2210 has significant amounts of on-chip memory, it is not possible to
determine how the processor core is operating simply by observing the external pins.
The Embedded Trace Macrocell provides real-time trace capability for deeply
embedded processor cores. It outputs information about processor execution to the
trace port.
The ETM is connected directly to the ARM core and not to the main AMBA system
bus. It compresses the trace information and exports it through a narrow trace port.
An external trace port analyzer must capture the trace information under software
debugger control. Instruction trace (or PC trace) shows the flow of execution of the
processor and provides a list of all the instructions that were executed. Instruction
trace is significantly compressed by only broadcasting branch addresses as well as a
set of status signals that indicate the pipeline status on a cycle by cycle basis. Trace
information generation can be controlled by selecting the trigger resource. Trigger
resources include address comparators, counters and sequencers. Since trace
information is compressed the software debugger requires a static image of the code
being executed. Self-modifying code can not be traced because of this restriction.
6.20.3
RealMonitor™
RealMonitor is a configurable software module, developed by ARM Inc., which
enables real time debug. It is a lightweight debug monitor that runs in the background
while users debug their foreground application. It communicates with the host using
the DCC (Debug Communications Channel), which is present in the EmbeddedICE
logic. The LPC2210 contains a specific configuration of RealMonitor software
programmed into the on-chip memory.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
26 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
7. Limiting values
Table 9:
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter
Conditions
Max
Unit
V18
Supply voltage, internal rail
−0.5
+2.5
V
V3
Supply voltage, external rail
−0.5
+3.6
V
V3A
Analog 3.3 V pad supply voltage
−0.5
4.6
V
AVIN
Analog input voltage on A/D related
pins
−0.5
5.1
V
Vi
DC input voltage, 5 V tolerant I/O
pins[3][4]
−0.5
6.0
V
Vi
DC input voltage, other I/O pins[2][3]
−0.5
V3 + 0.5 V
I
DC supply current per supply pin[5]
-
100
mA
-
100
mA
−40
125
°C
1.5
-
W
I
DC ground current per ground
pin[5]
temperature[6]
Tstg
Storage
P
Power dissipation (based on
package heat transfer, not device
power consumption)
[1]
[2]
[3]
[4]
[5]
[6]
The following applies to the Limiting values:
a) Stresses above those listed under Limiting values may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at these or any conditions other
than those described in Section 8 “Static characteristics” and Section 9 “Dynamic characteristics”
of this specification is not implied.
b) This product includes circuitry specifically designed for the protection of its internal devices from
the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional
precautions be taken to avoid applying greater than the rated maximum.
c) Parameters are valid over operating temperature range unless otherwise specified. All voltages
are with respect to VSS unless otherwise noted.
Not to exceed 4.6 V.
Including voltage on outputs in 3-state mode.
Only valid when the V3 supply voltage is present.
The peak current is limited to 25 times the corresponding maximum current.
Dependent on package type.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Min
Rev. 01 — 09 February 2004
27 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
8. Static characteristics
Table 10: Static characteristics
Tamb = −40 °C to +85 °C for commercial, unless otherwise specified.
Symbol Parameter
Conditions
Min
Typ[1]
Max
Unit
V18
Supply voltage
1.65
1.8
1.95
V
V3
External rail supply voltage
3.0
3.3
3.6
V
V3A
Analog 3.3 V pad supply
voltage
2.5
3.3
3.6
V
Standard Port pins, RESET, RTCK
IIL
Low level input current, no
pull-up
Vi = 0
-
-
3
µA
IIH
High level input current, no
pull down
Vi = V3
-
-
3
µA
IOZ
3-state output leakage, no
pull-up/down
Vo = 0, Vo = V3
-
-
3
µA
Ilatchup
I/O latch-up current
−(0.5 V3) < V < (1.5 V3)
100
-
-
mA
Tj < 125 °C
Vi
Input voltage[3][4][5]
0
-
5.5
V
Vo
Output voltage, output active
0
-
V3
V
VIH
High level input voltage
2.0
-
-
V
VIL
Low level input voltage
-
-
0.8
V
Vhys
Hysteresis voltage
-
0.4
-
V
V3 − 0.4
-
-
V
High level output
voltage[6]
IOH = −4 mA
VOL
Low level output
voltage[6]
IOL = −4 mA
-
-
0.4
V
IOH
High level output current[6]
VOH = V3 − 0.4 V
−4
-
-
mA
IOL
Low level output current[6]
VOL = 0.4 V
4
-
-
mA
IOH
High level short circuit
current[7]
VOH = 0
-
-
−45
mA
IOL
Low level short circuit
current[7]
VOL = V3
-
-
50
mA
IPD
Pull-down current
Vi = 5 V[8]
10
50
150
µA
IPU
Pull-up current (applies to
P1.16 - P1.25)
Vi = 0
−15
−50
−85
µA
Active Mode
V18 = 1.8 V, cclk = 60 MHz,
Tamb = 25 °C, code
VOH
I18
0
0
0
µA
-
30
-
mA
V18 = 1.8 V, Tamb = +25 °C,
-
10
-
µA
V18 = 1.8 V, Tamb = +85 °C
-
50
500
µA
V3 < Vi< 5
V[8]
while(1){}
executed from on-chip RAM, no
active peripherals
Power-down Mode
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
28 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Table 10: Static characteristics…continued
Tamb = −40 °C to +85 °C for commercial, unless otherwise specified.
Symbol Parameter
Conditions
Min
Typ[1]
Max
Unit
RPDB
unloaded data bus lines D26 and/or
D27
-
10
-
kΩ
data bus lines D26 and/or D27 are
loaded with external memory and/or
memory mapped I/Os leaking total
additional current Ilkgt
-
-
Ω
0.7V
-----------------------------70µA + l lkgt
-
V
Pull-down boot resistor on
BOOT1:0 pins for system
configuration selection
I2C pins
VIH
High level input voltage
VTOL is from 4.5 V to 5.5 V
0.7 VTOL
-
VIL
Low level input voltage
VTOL is from 4.5 V to 5.5 V
-
-
0.3 VTOL
V
Vhys
Hysteresis voltage
VTOL is from 4.5 V to 5.5 V
-
0.5 VTOL
-
V
IOL = 3 mA
-
-
0.4
V
Vi = V3
-
2
4
µA
Vi = 5 V
-
10
22
µA
X1 input Voltages
0
-
V18
X2 output Voltages
0
-
V18
voltage[6]
VOL
Low level output
Ilkg
Input leakage to VSS
Oscillator pins
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
Typical ratings are not guaranteed. The values listed are at room temperature (+25 ˚C), nominal supply voltages.
Pin capacitance is characterized but not tested.
Including voltage on outputs in 3-state mode.
V3 supply voltages must be present.
3-state outputs go into 3-state mode when V3 is grounded.
Accounts for 100 mV voltage drop in all supply lines.
Only allowed for a short time period.
Minimum condition for Vi = 4.5 V, maximum condition for Vi = 5.5 V.
Table 11: A/D converter DC electrical characteristics
V3A = 2.5 V to 3.6 V unless otherwise specified; Tamb = −40 °C to +85 °C unless otherwise specified; A/D converter frequency
4.5 MHz.
Symbol
Parameter
Min
Max
Unit
AVIN
Analog input voltage
0
V3A
V
CIN
Analog input capacitance
-
1
pF
-
±1
LSB
-
±2
LSB
-
±3
LSB
-
±0.5
%
-
±4
LSB
non-linearity[1][2][3]
DLe
Differential
ILe
Integral non-linearity[1][4]
OSe
Gain
Ge
[5]
error[1][6]
Absolute
Ae
[1]
[2]
[3]
[4]
Offset
error[1][5]
error[1][7]
Conditions: VSSA = 0 V, V3A = 3.3 V.
The A/D is monotonic, there are no missing codes.
The differential non-linearity (DLe) is the difference between the actual step width and the ideal step width. See Figure 4.
The integral no-linearity (ILe) is the peak difference between the center of the steps of the actual and the ideal transfer curve after
appropriate adjustment of gain and offset errors. See Figure 4.
The offset error (OSe) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the
ideal curve. See Figure 4.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
29 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
[6]
[7]
The gain error (Ge) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset
error, and the straight line which fits the ideal transfer curve. See Figure 4.
The absolute voltage error (Ae) is the maximum difference between the center of the steps of the actual transfer curve of the
non-calibrated A/D and the ideal transfer curve. See Figure 4.
offset
error
OSe
gain
error
Ge
1023
1022
1021
1020
1019
1018
(2)
7
Code
out
(1)
6
5
(5)
4
(4)
3
(3)
2
1 LSB
(ideal)
1
0
1
2
3
4
5
6
7
1018
1019
1020
1021
1022
1023
1024
AVIN (LSBideal)
offset
error
OSe
1 LSB =
V3A - VSSA
1024
002aaa668
(1) Example of an actual transfer curve.
(2) The ideal transfer curve.
(3) Differential non-linearity (DLe).
(4) Integral non-linearity (ILe).
(5) Center of a step of the actual transfer curve.
Fig 4. A/D conversion characteristics.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
30 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
9. Dynamic characteristics
Table 12: Characteristics
Tamb = 0 °C to +70 °C for commercial, −40 °C to +85 °C for industrial, V18, V3 over specified ranges[1]
Min
Typ[1]
Max
Unit
Oscillator frequency supplied by an
external oscillator (signal generator)
1
-
50
MHz
External clock frequency supplied by
an external crystal oscillator
1
-
30
MHz
External clock frequency if on-chip
PLL is used
10
-
25
MHz
External clock frequency if on-chip
boot-loader is used for initial code
download
10
-
25
MHz
tC
Oscillator clock period
20
-
1000
ns
tCHCX
Clock high time
tc × 0.4
-
-
ns
tCLCX
Clock low time
tc × 0.4
-
-
ns
tCLCH
Clock rise time
-
-
5
ns
tCHCL
Clock fall time
-
-
5
ns
tRISE
Port output rise time (except P0.2,
P0.3)
-
10
-
ns
tFALL
Port output fall time (except P0.2,
P0.3)
-
10
-
ns
Output fall time from VIH to VIL
20 +
0.1 × Cb[2]
-
-
ns
Symbol
Parameter
Conditions
External Clock
fosc
Port Pins
I2C pins
tf
[1]
[2]
Parameters are valid over operating temperature range unless otherwise specified.
Bus capacitance Cb in pF, from 10 pF to 400 pF.
Table 13:
External memory interface AC characteristics. CL = 25 pF. Tamb = 40 °C
Symbol
Description
Min
Max
Unit
Common to Read and Write Cycles
tCHAVR
XCLK HIGH to Address Valid
-
10
ns
tCHCSL
XCLK HIGH to CS LOW
-
10
ns
tCHCSH
XCLK HIGH to CS HIGH
-
10
ns
tCHANV
XCLK HIGH to Address Invalid
-
10
ns
Read Cycle Parameters
tCSLAV
CS LOW to Address Valid
−5[1]
10
ns
tOELAVR
OE LOW to Address Valid
−5[1]
10
ns
tCSLOEL
CS LOW to OE LOW
−5
5
ns
tAVDV
Memory Access Time (latest of Address
Valid, CS LOW, OE LOW to Data Valid)
(tCYC*(2 + WST1)) + (−20) -
ns
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
31 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Table 13:
External memory interface AC characteristics. CL = 25 pF. Tamb = 40 °C…continued
Symbol
Description
Min
tAVDV
Burst-ROM Initial Memory Access Time
(latest of Address Valid, CS LOW, OE
LOW to Data Valid)
(tCYC*(2 + WST1)) + (−20) -
Max
Unit
tAVDV
Burst-ROM Subsequent Memory Access tCYC + (−20)
Time (Address Valid to Data Valid)
-
ns
tSTHDNV
Data Hold Time (earliest of CS HIGH, OE 0
HIGH, Address Change to Data Invalid)
-
ns
tCSHOEH
CS HIGH to OE HIGH
−5
5
ns
tOEHANV
OE HIGH to Address Invalid
−5
5
ns
tCHOEL
XCLK HIGH to OE LOW
−5
5
ns
tCHOEH
XCLK HIGH to OE HIGH
−5
5
ns
ns
Write Cycle Parameters
tAVCSLW
Address Valid to CS LOW
tCYC − 10 [1]
-
ns
tCSLDVW
CS LOW to Data Valid
−5
5
ns
tCSLWEL
CS LOW to WE LOW
−5
5
ns
tCSLBLSL
CS LOW to BLS LOW
−5
5
ns
tWELDV
WE LOW to Data Valid
−5
5
ns
tCSLDV
CS LOW to Data Valid
−5
5
ns
tWELWEH
WE LOW to WE HIGH
tCYC × (1 + WST2) − 5
tCYC*(1 + WST2) + 5
ns
tWELWEH
BLS LOW to BLS HIGH
tCYC × (1 + WST2) − 5
tCYC*(1 + WST2) + 5
ns
tWEHANV
WE HIGH to Address Invalid
tCYC−5
tCYC + 5
ns
tWEHDNV
WE HIGH to Data Invalid
(2 × tCYC)−5
(2 × tCYC) + 5
ns
tBLSHANV
BLS HIGH to Address Invalid
tCYC−5
tCYC + 5
ns
tBLSHDNV
BLS HIGH to Data Invalid
(2 × tCYC)−5
(2 × tCYC) + 5
ns
tCHDV
XCLK HIGH to Data Valid
-
10
ns
tCHWEL
XCLK HIGH to WE LOW
-
10
ns
tCHHBLSL
XCLK HIGH to BLS LOW
-
10
ns
tAVCSL
XCLK HIGH to WE HIGH
-
10
ns
tAVCSL
XCLK HIGH to BLS HIGH
-
10
ns
tAVCSL
XCLK HIGH to Data Invalid
-
10
ns
[1]
Except on initial access, in which case the address is set up tCYC earlier.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
32 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Table 14:
Standard read access specifications
Access cycle
Max frequency
WST setting
WST ≥ 0; round up to
integer
Memory access time
requirement
Standard read
2 + WST 1
f MAX ≤ ------------------------------t RAM + 20ns
t RAM + 20ns
WST 1 ≥ ------------------------------- – 2
t CYC
t RAM ≤ t CYC × ( 2 + WST 1 ) – 20ns
Standard write
1 + WST 2
f MAX ≤ -------------------------------t WRITE + 5ns
t WRITE – t CYC + 5
WST 2 ≥ -------------------------------------------t CYC
t WRITE ≤ t CYC × ( 1 + WST 2 ) – 5ns
Burst read - initial
2 + WST 1
f MAX ≤ -----------------------------t INIT + 20ns
t INIT + 20ns
WST 1 ≥ ------------------------------ – 2
t CYC
t INIT ≤ t CYC × ( 2 + WST 1 ) – 20ns
Burst read - subsequent 3×
1
f MAX ≤ ------------------------------t ROM + 20ns
N/A
t ROM ≤ t CYC – 20ns
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
33 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
9.1 Timing
XCLK
t
CSHOEH
t
CLSAV
CS
Addr
t
t
AVDV
Data
STHDNV
t
CSLOEL
t
t
OE
OEHANV
OELAVR
t
CHOEL
t
CHOEH
002aaa749
Fig 5. External memory read access.
XCLK
t
CSLDVW
CS
t
AVCSLW
t
WELWEH
BLS/WE
t
t
BLSLBLSH
t
t
CSLWEL
CSLBLSL
WELDV
t
WEHANV
t
BLSHANV
Addr
t
t
CSLDV
WEHDNV
t
BLSHDNV
Data
OE
002aaa750
Fig 6. External memory write access.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
34 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
VDD - 0.5 V
0.45 V
0.2 VDD + 0.9
0.2 VDD - 0.1 V
tCHCX
tCHCL
tCLCX
tCLCH
tC
002aaa416
Fig 7. External clock timing.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
35 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
10. Package outline
LQFP144: plastic low profile quad flat package; 144 leads; body 20 x 20 x 1.4 mm
SOT486-1
c
y
X
A
73
72
108
109
ZE
e
E HE
A A2
(A 3)
A1
θ
wM
Lp
bp
L
pin 1 index
detail X
37
144
1
36
v M A
ZD
wM
bp
e
D
B
HD
v M B
0
5
10 mm
scale
DIMENSIONS (mm are the original dimensions)
UNIT
A
max.
A1
A2
A3
bp
c
D (1)
E (1)
e
mm
1.6
0.15
0.05
1.45
1.35
0.25
0.27
0.17
0.20
0.09
20.1
19.9
20.1
19.9
0.5
HD
HE
22.15 22.15
21.85 21.85
L
Lp
v
w
y
1
0.75
0.45
0.2
0.08
0.08
Z D(1) Z E(1)
1.4
1.1
1.4
1.1
θ
7o
0o
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
VERSION
IEC
JEDEC
SOT486-1
136E23
MS-026
JEITA
EUROPEAN
PROJECTION
ISSUE DATE
00-03-14
03-02-20
Fig 8. SOT486-1
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
36 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
11. Revision history
Table 15:
Revision history
Rev Date
01
20040209
CPCN
Description
-
Preliminary data (9397 750 12872)
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Preliminary data
Rev. 01 — 09 February 2004
37 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
12. Data sheet status
Level
Data sheet status[1]
Product status[2][3]
Definition
I
Objective data
Development
This data sheet contains data from the objective specification for product development. Philips
Semiconductors reserves the right to change the specification in any manner without notice.
II
Preliminary data
Qualification
This data sheet contains data from the preliminary specification. Supplementary data will be published
at a later date. Philips Semiconductors reserves the right to change the specification without notice, in
order to improve the design and supply the best possible product.
III
Product data
Production
This data sheet contains data from the product specification. Philips Semiconductors reserves the
right to make changes at any time in order to improve the design, manufacturing and supply. Relevant
changes will be communicated via a Customer Product/Process Change Notification (CPCN).
[1]
Please consult the most recently issued data sheet before initiating or completing a design.
[2]
The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at
URL http://www.semiconductors.philips.com.
[3]
For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.
13. Definitions
Short-form specification — The data in a short-form specification is
extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with
the Absolute Maximum Rating System (IEC 60134). Stress above one or
more of the limiting values may cause permanent damage to the device.
These are stress ratings only and operation of the device at these or at any
other conditions above those given in the Characteristics sections of the
specification is not implied. Exposure to limiting values for extended periods
may affect device reliability.
Application information — Applications that are described herein for any
of these products are for illustrative purposes only. Philips Semiconductors
make no representation or warranty that such applications will be suitable for
the specified use without further testing or modification.
Right to make changes — Philips Semiconductors reserves the right to
make changes in the products - including circuits, standard cells, and/or
software - described or contained herein in order to improve design and/or
performance. When the product is in full production (status ‘Production’),
relevant changes will be communicated via a Customer Product/Process
Change Notification (CPCN). Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no
licence or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are
free from patent, copyright, or mask work right infringement, unless otherwise
specified.
15. Licenses
Purchase of Philips I2C components
Purchase of Philips I2C components conveys a license
under the Philips’ I2C patent to use the components in the
I2C system provided the system conforms to the I2C
specification defined by Philips. This specification can be
ordered using the code 9398 393 40011.
14. Disclaimers
Life support — These products are not designed for use in life support
appliances, devices, or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors
customers using or selling these products for use in such applications do so
at their own risk and agree to fully indemnify Philips Semiconductors for any
damages resulting from such application.
16. Trademarks
RealMonitor — is a trademark of ARM, Inc.
EmbeddedICE — is a trademark of ARM, Inc.
ARM7TDMI-S — is a trademark of ARM, Inc.
SPI — is a trademark of Motorola, Inc.
Contact information
For additional information, please visit http://www.semiconductors.philips.com.
For sales office addresses, send e-mail to: [email protected].
Preliminary data
Fax: +31 40 27 24825
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9397 750 12872
Rev. 01 — 09 February 2004
38 of 39
LPC2210
Philips Semiconductors
16/32-bit ARM microcontrollers with external memory interface
Contents
1
2
2.1
3
3.1
4
5
5.1
5.2
6
6.1
6.2
6.3
6.4
6.4.1
6.5
6.6
6.7
6.8
6.9
6.10
6.10.1
6.11
6.11.1
6.12
6.12.1
6.13
6.13.1
6.14
6.14.1
6.15
6.15.1
6.16
6.16.1
6.17
6.17.1
6.18
6.18.1
6.19
6.19.1
6.19.2
6.19.3
6.19.4
6.19.5
6.19.6
6.19.7
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Key features . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Ordering information . . . . . . . . . . . . . . . . . . . . . 2
Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 2
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pinning information . . . . . . . . . . . . . . . . . . . . . . 4
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5
Functional description . . . . . . . . . . . . . . . . . . 11
Architectural overview. . . . . . . . . . . . . . . . . . . 11
On-Chip static RAM . . . . . . . . . . . . . . . . . . . . 11
Memory map. . . . . . . . . . . . . . . . . . . . . . . . . . 11
Interrupt controller . . . . . . . . . . . . . . . . . . . . . 12
Interrupt sources. . . . . . . . . . . . . . . . . . . . . . . 13
Pin connect block . . . . . . . . . . . . . . . . . . . . . . 14
Pin function select register 0 (PINSEL0
- 0xE002C000). . . . . . . . . . . . . . . . . . . . . . . . 14
Pin function select register 1 (PINSEL1
- 0xE002C004). . . . . . . . . . . . . . . . . . . . . . . . 16
Pin function select register 2 (PINSEL2
- 0xE002C014). . . . . . . . . . . . . . . . . . . . . . . . 18
External memory controller. . . . . . . . . . . . . . . 19
General purpose parallel I/O. . . . . . . . . . . . . . 19
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
10-bit A/D converter . . . . . . . . . . . . . . . . . . . . 20
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
UARTs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
I2C serial I/O controller . . . . . . . . . . . . . . . . . . 20
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
SPI serial I/O controller. . . . . . . . . . . . . . . . . . 21
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
General purpose timers . . . . . . . . . . . . . . . . . 21
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Watchdog timer. . . . . . . . . . . . . . . . . . . . . . . . 22
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Real time clock . . . . . . . . . . . . . . . . . . . . . . . . 22
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Pulse width modulator . . . . . . . . . . . . . . . . . . 22
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
System control . . . . . . . . . . . . . . . . . . . . . . . . 24
Crystal oscillator . . . . . . . . . . . . . . . . . . . . . . . 24
PLL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Reset and wake-up timer . . . . . . . . . . . . . . . . 24
External interrupt inputs . . . . . . . . . . . . . . . . . 25
Memory Mapping Control . . . . . . . . . . . . . . . . 25
Power Control . . . . . . . . . . . . . . . . . . . . . . . . . 25
VPB bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
© Koninklijke Philips Electronics N.V. 2004.
Printed in the U.S.A.
All rights are reserved. Reproduction in whole or in part is prohibited without the prior
written consent of the copyright owner.
The information presented in this document does not form part of any quotation or
contract, is believed to be accurate and reliable and may be changed without notice. No
liability will be accepted by the publisher for any consequence of its use. Publication
thereof does not convey nor imply any license under patent- or other industrial or
intellectual property rights.
Date of release: 09 February 2004
Document order number: 9397 750 12872
6.20
6.20.1
6.20.2
6.20.3
7
8
9
9.1
10
11
12
13
14
15
16
Emulation and debugging. . . . . . . . . . . . . . . .
Embedded ICE™ . . . . . . . . . . . . . . . . . . . . . .
Embedded trace. . . . . . . . . . . . . . . . . . . . . . .
RealMonitor™ . . . . . . . . . . . . . . . . . . . . . . . .
Limiting values . . . . . . . . . . . . . . . . . . . . . . . .
Static characteristics . . . . . . . . . . . . . . . . . . .
Dynamic characteristics . . . . . . . . . . . . . . . . .
Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package outline . . . . . . . . . . . . . . . . . . . . . . . .
Revision history . . . . . . . . . . . . . . . . . . . . . . .
Data sheet status. . . . . . . . . . . . . . . . . . . . . . .
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . .
Licenses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . .
25
26
26
26
27
28
31
34
36
37
38
38
38
38
38