MC74LVXT8053 Analog Multiplexer / Demultiplexer High−Performance Silicon−Gate CMOS The MC74LVXT8053 utilizes silicon−gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from VCC to GND). The LVXT8053 is similar in pinout to the high−speed HC4053A, and the metal−gate MC14053B. The Channel−Select inputs determine which one of the Analog Inputs/Outputs is to be connected by means of an analog switch to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off. The Channel−Select and Enable inputs are compatible with TTL−type input thresholds. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic−level translator from 3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the higher−voltage power supply. The MC74LVXT8053 input structure provides protection when voltages up to 7.0 V are applied, regardless of the supply voltage. This allows the MC74LVXT8053 to be used to interface 5.0 V circuits to 3.0 V circuits. This device has been designed so that the ON resistance (Ron) is more linear over input voltage than Ron of metal−gate CMOS analog switches. http://onsemi.com MARKING DIAGRAMS 16 SOIC−16 D SUFFIX CASE 751B LVXT8053G AWLYWW 1 16 LVXT 8053 ALYWG G TSSOP−16 DT SUFFIX CASE 948F 1 16 SOEIAJ−16 M SUFFIX CASE 966 LVXT8053 ALYWG 1 Features • • • • • • • • • Fast Switching and Propagation Speeds Low Crosstalk Between Switches Diode Protection on All Inputs/Outputs Analog Power Supply Range (VCC − GND) = 2.0 V to 6.0 V Digital (Control) Power Supply Range (VCC − GND) = 2.0 V to 6.0 V Improved Linearity and Lower ON Resistance Than Metal−Gate Counterparts Low Noise In Compliance With the Requirements of JEDEC Standard No. 7A These Devices are Pb−Free and are RoHS Compliant © Semiconductor Components Industries, LLC, 2011 May, 2011 − Rev. 5 1 LVXT8053 A WL, L Y WW, W G or G = Specific Device Code = Assembly Location = Wafer Lot = Year = Work Week = Pb−Free Package (Note: Microdot may be in either location) ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet. Publication Order Number: MC74LVXT8053/D MC74LVXT8053 FUNCTION TABLE − MC74LVXT8053 VCC Y X X1 X0 A B C 16 15 14 13 12 11 10 9 1 2 3 4 5 6 7 Y1 Y0 Z1 Z Z0 Enable NC Control Inputs Enable C L L L L L L L L H L L L L H H H H X 8 GND PIN CONNECTION AND MARKING DIAGRAM (Top View) Select B A L L H H L L H H X L H L H L H L H X ON Channels Z0 Z0 Z0 Z0 Z1 Z1 Z1 Z1 Y0 Y0 Y1 Y1 Y0 Y0 Y1 Y1 NONE X0 X1 X0 X1 X0 X1 X0 X1 X = Don’t Care 12 X0 13 X1 ANALOG INPUTS/OUTPUTS X SWITCH 2 Y0 1 Y1 Y SWITCH 5 Z0 3 Z1 CHANNEL‐SELECT INPUTS Z SWITCH 14 15 4 X Y COMMON OUTPUTS/INPUTS Z 11 A 10 B 9 C 6 PIN 16 = VCC PIN 8 = GND ENABLE NOTE: This device allows independent control of each switch. Channel−Select Input A controls the X−Switch, Input B controls the Y−Switch and Input C controls the Z−Switch Figure 1. LOGIC DIAGRAM Triple Single−Pole, Double−Position Plus Common Off ORDERING INFORMATION Package Shipping† SOIC−16 (Pb−Free) 2500 Tape & Reel MC74LVXT8053DTR2G TSSOP−16* 2500 Tape & Reel MC74LVXT80531MG SOEIAJ−16 (Pb−Free) 50 Units / Rail MC74LVXT8053MELG SOEIAJ−16 (Pb−Free) 2000 Tape & Reel Device MC74LVXT8053DR2G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb−Free. http://onsemi.com 2 MC74LVXT8053 ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎ ÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎ ÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ MAXIMUM RATINGS Symbol Parameter Value Unit –0.5 to + 7.0 V Analog Input Voltage −0.5 to VCC + 0.5 V Digital Input Voltage (Referenced to GND) –0.5 to VCC + 0.5 V DC Current, Into or Out of Any Pin −20 mA PD Power Dissipation in Still Air, 500 450 mW Tstg Storage Temperature Range –65 to + 150 °C TL Lead Temperature, 1 mm from Case for 10 Seconds 260 °C VCC Positive DC Supply Voltage VIS Vin I (Referenced to GND) SOIC Package† TSSOP Package† Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected. †Derating − SOIC Package: – 7 mW/°C from 65°C to 125°C TSSOP Package: − 6.1 mW/°C from 65°C to 125°C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high−impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND v (Vin or Vout) v VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V CC ). Unused outputs must be left open. ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎ ÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ RECOMMENDED OPERATING CONDITIONS Symbol Parameter VCC Positive DC Supply Voltage VIS Analog Input Voltage Vin Digital Input Voltage (Referenced to GND) VIO* Static or Dynamic Voltage Across Switch Min Max Unit 2.0 6.0 V 0.0 VCC V GND VCC V 1.2 V + 85 °C (Referenced to GND) TA Operating Temperature Range, All Package Types –55 tr, tf Input Rise/Fall Time (Channel Select or Enable Inputs) VCC = 3.3 V ± 0.3 V VCC = 5.0 V ± 0.5 V ns/V 0 0 100 20 *For voltage drops across switch greater than 1.2 V (switch on), excessive VCC current may be drawn; i.e., the current out of the switch may contain both VCC and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. DC CHARACTERISTICS − Digital Section (Voltages Referenced to GND) Symbol Parameter Condition Guaranteed Limit VCC V −55 to 25°C ≤85°C ≤125°C Unit VIH Minimum High−Level Input Voltage, Channel−Select or Enable Inputs Ron = Per Spec 3.0 4.5 5.5 1.2 2.0 2.0 1.2 2.0 2.0 1.2 2.0 2.0 V VIL Maximum Low−Level Input Voltage, Channel−Select or Enable Inputs Ron = Per Spec 3.0 4.5 5.5 0.53 0.8 0.8 0.53 0.8 0.8 0.53 0.8 0.8 V Iin Maximum Input Leakage Current, Channel−Select or Enable Inputs Vin = VCC or GND, 5.5 ± 0.1 ± 1.0 ± 1.0 mA ICC Maximum Quiescent Supply Current (per Package) Channel Select, Enable and VIS = VCC or GND; VIO = 0 V 5.5 4 40 160 mA http://onsemi.com 3 MC74LVXT8053 ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎ ÎÎÎ ÎÎÎÎ ÎÎÎÎ ÎÎÎ ÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎ ÎÎÎ ÎÎÎÎÎÎÎÎÎ ÎÎÎ ÎÎÎÎ ÎÎÎÎ ÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎ ÎÎÎ ÎÎÎÎ ÎÎÎÎ ÎÎÎ ÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ DC ELECTRICAL CHARACTERISTICS Analog Section Guaranteed Limit Symbol Ron VCC V −55 to 25°C v 85°C v 125°C Vin = VIL or VIH VIS = VCC to GND |IS| v 10.0 mA (Figures 1, 2) 3.0 4.5 5.5 40 30 25 45 32 28 50 37 30 Vin = VIL or VIH VIS = VCC or GND (Endpoints) |IS| v 10.0 mA (Figures 1, 2) 3.0 4.5 5.5 30 25 20 35 28 25 40 35 30 Parameter Test Conditions Maximum “ON” Resistance Unit W DRon Maximum Difference in “ON” Resistance Between Any Two Channels in the Same Package Vin = VIL or VIH VIS = 1/2 (VCC − GND) |IS| v 10.0 mA 3.0 4.5 5.5 15 8.0 8.0 20 12 12 25 15 15 W Ioff Maximum Off−Channel Leakage Current, Any One Channel Vin = VIL or VIH; VIO = VCC or GND; Switch Off (Figure 3) 5.5 0.1 0.5 1.0 mA Maximum Off−Channel Leakage Current, Common Channel Vin = VIL or VIH; VIO = VCC or GND; Switch Off (Figure 4) 5.5 0.1 1.0 2.0 Maximum On−Channel Leakage Current, Channel−to−Channel Vin = VIL or VIH; Switch−to−Switch = VCC or GND; (Figure 5) 5.5 0.1 1.0 2.0 mA Ion AC CHARACTERISTICS (CL = 50 pF, Input tr = tf = 3 ns) Symbol Parameter Guaranteed Limit VCC V −55 to 25°C ≤85°C ≤125°C Unit tPLH, tPHL Maximum Propagation Delay, Channel−Select to Analog Output (Figure 9) 2.0 3.0 4.5 5.5 30 20 15 15 35 25 18 18 40 30 22 20 ns tPLH, tPHL Maximum Propagation Delay, Analog Input to Analog Output (Figure 10) 2.0 3.0 4.5 5.5 4.0 3.0 1.0 1.0 6.0 5.0 2.0 2.0 8.0 6.0 2.0 2.0 ns tPLZ, tPHZ Maximum Propagation Delay, Enable to Analog Output (Figure 11) 2.0 3.0 4.5 5.5 30 20 15 15 35 25 18 18 40 30 22 20 ns tPZL, tPZH Maximum Propagation Delay, Enable to Analog Output (Figure 11) 2.0 3.0 4.5 5.5 20 12 8.0 8.0 25 14 10 10 30 15 12 12 ns Cin Maximum Input Capacitance, Channel−Select or Enable Inputs 10 10 10 pF CI/O Maximum Capacitance 35 35 35 pF (All Switches Off) Analog I/O Common O/I 50 50 50 Feedthrough 1.0 1.0 1.0 Typical @ 25°C, VCC = 5.0 V CPD 45 Power Dissipation Capacitance (Figure 13)* * Used to determine the no−load dynamic power consumption: P D = CPD VCC 2 f + ICC VCC . http://onsemi.com 4 pF MC74LVXT8053 ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V) Symbol Parameter Condition BW Maximum On−Channel Bandwidth or Minimum Frequency Response (Figure 6) fin = 1MHz Sine Wave; Adjust fin Voltage to Obtain 0dBm at VOS; Increase fin Frequency Until dB Meter Reads −3 dB; RL = 50 W, CL = 10 pF Off−Channel Feedthrough Isolation (Figure 7) fin = Sine Wave; Adjust fin Voltage to Obtain 0 dBm at VIS fin = 10kHz, RL = 600 W, CL = 50 pF − fin = 1.0MHz, RL = 50W, CL = 10pF − Feedthrough Noise. Channel−Select Input to Common I/O (Figure 8) Vin ≤ 1MHz Square Wave (tr = tf = 3 ns); Adjust RL at Setup so that IS = 0A; Enable = GND RL = 600 W, CL = 50pF RL = 10 kW, CL = 10pF − Crosstalk Between Any Two Switches (Figure 12) fin = Sine Wave; Adjust fin Voltage to Obtain 0dBm at VIS fin = 10 kHz, RL = 600W, CL = 50pF fin = 1.0MHz, RL = 50W, CL = 10pF THD Total Harmonic Distortion (Figure 14) fin = 1kHz, RL = 10 kW, CL = 50pF THD = THDmeasured − THDsource VIS = 2.0VPP sine wave VIS = 4.0VPP sine wave VIS = 5.0VPP sine wave *Limits not tested. Determined by design and verified by qualification. http://onsemi.com 5 VCC V Limit* 25°C Unit MHz 3.0 4.5 5.5 120 120 120 3.0 4.5 5.5 −50 −50 −50 3.0 4.5 5.5 −37 −37 −37 3.0 4.5 5.5 25 105 135 3.0 4.5 5.5 35 145 190 3.0 4.5 5.5 −50 −50 −50 3.0 4.5 5.5 −60 −60 −60 dB mVPP dB % 3.0 4.5 5.5 0.10 0.08 0.05 MC74LVXT8053 45 Ron , ON RESISTANCE (OHMS) 40 35 30 125°C 85°C 25°C 25 20 -55°C 15 10 5 00 1.0 2.0 3.0 4.0 VIN, INPUT VOLTAGE (VOLTS) 35 30 30 25 20 125°C 85°C 25°C 15 -55°C 25 Ron , ON RESISTANCE (OHMS) Ron , ON RESISTANCE (OHMS) Figure 1a. Typical On Resistance, VCC = 3.0 V 10 15 -55°C 10 5 5 0 20 125°C 85°C 25°C 0 1.0 2.0 3.0 4.0 0 5.0 0 1.0 2.0 VIN, INPUT VOLTAGE (VOLTS) Figure 1b. Typical On Resistance, VCC = 4.5 V 4.0 5.0 Figure 1c. Typical On Resistance, VCC = 5.5 V PLOTTER PROGRAMMABLE POWER SUPPLY - 3.0 VIN, INPUT VOLTAGE (VOLTS) MINI COMPUTER DC ANALYZER + VCC DEVICE UNDER TEST ANALOG IN COMMON OUT GND GND Figure 1. On Resistance Test Set−Up http://onsemi.com 6 6.0 MC74LVXT8053 VCC VCC VCC 16 GND ANALOG I/O OFF A VCC VIH OFF VCC COMMON O/I OFF NC OFF VIH 6 8 Figure 2. Maximum Off Channel Leakage Current, Any One Channel, Test Set−Up Figure 3. Maximum Off Channel Leakage Current, Common Channel, Test Set−Up VCC VCC VCC 16 A 0.1 mF dB METER ON N/C COMMON O/I OFF VOS 16 fin ON VCC COMMON O/I 6 8 GND VCC 16 GND RL CL* ANALOG I/O VIL 6 6 8 8 *Includes all probe and jig capacitance Figure 4. Maximum On Channel Leakage Current, Channel to Channel, Test Set−Up VCC VIS 0.1 mF VCC VOS 16 fin dB METER OFF RL Figure 5. Maximum On Channel Bandwidth, Test Set−Up CL* 16 RL ON/OFF COMMON O/I ANALOG I/O RL OFF/ON RL RL 6 6 8 VIL or VIH VIH VIL CHANNEL SELECT Vin ≤ 1 MHz tr = tf = 3 ns 8 TEST POINT CL* VCC 11 CHANNEL SELECT *Includes all probe and jig capacitance *Includes all probe and jig capacitance Figure 6. Off Channel Feedthrough Isolation, Test Set−Up Figure 7. Feedthrough Noise, Channel Select to Common Out, Test Set−Up http://onsemi.com 7 MC74LVXT8053 VCC VCC 16 VCC CHANNEL SELECT ON/OFF 50% COMMON O/I ANALOG I/O OFF/ON GND tPLH TEST POINT CL* tPHL 6 ANALOG OUT 50% 8 CHANNEL SELECT *Includes all probe and jig capacitance Figure 9a. Propagation Delays, Channel Select to Analog Out Figure 9b. Propagation Delay, Test Set−Up Channel Select to Analog Out VCC 16 VCC ANALOG IN COMMON O/I ANALOG I/O ON 50% TEST POINT CL* GND tPHL tPLH ANALOG OUT 6 8 50% *Includes all probe and jig capacitance Figure 10a. Propagation Delays, Analog In to Analog Out tf tr 90% 50% 10% ENABLE tPZL ANALOG OUT tPLZ 1 VCC GND 16 1 1kW ANALOG I/O TEST POINT ON/OFF 2 CL* VOL tPHZ 90% VCC VCC HIGH IMPEDANCE 10% POSITION 1 WHEN TESTING tPHZ AND tPZH POSITION 2 WHEN TESTING tPLZ AND tPZL 2 50% tPZH ANALOG OUT Figure 10b. Propagation Delay, Test Set−Up Analog In to Analog Out VIH VIL VOH ENABLE 50% 6 8 HIGH IMPEDANCE Figure 11a. Propagation Delays, Enable to Analog Out Figure 11b. Propagation Delay, Test Set−Up Enable to Analog Out http://onsemi.com 8 MC74LVXT8053 VCC VIS A VCC 16 RL fin 16 VOS ON/OFF ON COMMON O/I NC ANALOG I/O 0.1mF OFF/ON OFF RL RL CL* RL CL* VCC 6 6 8 8 CHANNEL SELECT 11 *Includes all probe and jig capacitance Figure 12. Crosstalk Between Any Two Switches, Test Set−Up Figure 13. Power Dissipation Capacitance, Test Set−Up 0 VIS VCC 0.1mF fin ON CL* -20 TO DISTORTION METER -30 -40 dB RL FUNDAMENTAL FREQUENCY -10 VOS 16 -50 DEVICE -60 6 SOURCE -70 8 -80 *Includes all probe and jig capacitance -90 - 100 1.0 2.0 3.125 FREQUENCY (kHz) Figure 14a. Total Harmonic Distortion, Test Set−Up Figure 14b. Plot, Harmonic Distortion APPLICATIONS INFORMATION connected). However, tying unused analog inputs and outputs to VCC or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch. Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that: VCC − GND = 2 to 6 volts When voltage transients above VCC and/or below GND are anticipated on the analog channels, external Germanium or Schottky diodes (Dx) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping. The Channel Select and Enable control pins should be at VCC or GND logic levels. VCC being recognized as a logic high and GND being recognized as a logic low. In this example: VCC = +5V = logic high GND = 0V = logic low The maximum analog voltage swing is determined by the supply voltages VCC. The positive peak analog voltage should not exceed VCC. Similarly, the negative peak analog voltage should not go below GND. In this example, the difference between VCC and GND is five volts. Therefore, using the configuration of Figure 15, a maximum analog signal of five volts peak−to−peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not http://onsemi.com 9 MC74LVXT8053 VCC +5V 16 +5V ANALOG SIGNAL 0V ANALOG SIGNAL ON 6 8 VCC Dx +5V 16 Dx Dx GND GND 8 Figure 15. Application Example Figure 16. External Germanium or Schottky Clipping Diodes +3V +5V 16 +3V ANALOG SIGNAL GND ON/OFF Dx ON/OFF 0V TO EXTERNAL LSTTL COMPATIBLE CIRCUITRY 0 to VIH DIGITAL SIGNALS 11 10 9 VCC ANALOG SIGNAL +3V +5V GND GND 16 ANALOG SIGNAL ON/OFF +5V ANALOG SIGNAL GND 1.8 - 2.5V 6 8 11 10 9 6 1.8 - 2.5V CIRCUITRY 8 11 10 9 1.8 - 2.5V CIRCUITRY MC74VHC1GT50 BUFFERS VCC = 3.0V a. Low Voltage Logic Level Shifting Control b. 2−Stage Logic Level Shifting Control Figure 17. Interfacing Low Voltage CMOS Inputs A 11 13 LEVEL SHIFTER 12 14 B 10 1 LEVEL SHIFTER 2 15 C 9 3 LEVEL SHIFTER 5 4 ENABLE 6 LEVEL SHIFTER Figure 18. Function Diagram, LVXT8053 http://onsemi.com 10 X1 X0 X Y1 Y0 Y Z1 Z0 Z MC74LVXT8053 PACKAGE DIMENSIONS SOIC−16 CASE 751B−05 ISSUE K −A− 16 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 9 −B− 1 P 8 PL 0.25 (0.010) 8 B M S G R K F X 45 _ C −T− SEATING PLANE J M D 16 PL 0.25 (0.010) M T B S A S SOLDERING FOOTPRINT 8X 6.40 16X 1 1.12 16 16X 0.58 1.27 PITCH 8 9 DIMENSIONS: MILLIMETERS http://onsemi.com 11 DIM A B C D F G J K M P R MILLIMETERS MIN MAX 9.80 10.00 3.80 4.00 1.35 1.75 0.35 0.49 0.40 1.25 1.27 BSC 0.19 0.25 0.10 0.25 0_ 7_ 5.80 6.20 0.25 0.50 INCHES MIN MAX 0.386 0.393 0.150 0.157 0.054 0.068 0.014 0.019 0.016 0.049 0.050 BSC 0.008 0.009 0.004 0.009 0_ 7_ 0.229 0.244 0.010 0.019 MC74LVXT8053 PACKAGE DIMENSIONS TSSOP−16 CASE 948F−01 ISSUE B 16X K REF 0.10 (0.004) 0.15 (0.006) T U M T U S V S K S ÉÉÉ ÇÇÇ ÇÇÇ ÉÉÉ K1 2X L/2 16 9 J1 B −U− L SECTION N−N J PIN 1 IDENT. N 8 1 0.25 (0.010) M 0.15 (0.006) T U S A −V− NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE −W−. N F DETAIL E −W− C 0.10 (0.004) −T− SEATING PLANE D H G DETAIL E DIM A B C D F G H J J1 K K1 L M SOLDERING FOOTPRINT 7.06 1 0.65 PITCH 16X 0.36 16X 1.26 DIMENSIONS: MILLIMETERS http://onsemi.com 12 MILLIMETERS MIN MAX 4.90 5.10 4.30 4.50 −−− 1.20 0.05 0.15 0.50 0.75 0.65 BSC 0.18 0.28 0.09 0.20 0.09 0.16 0.19 0.30 0.19 0.25 6.40 BSC 0_ 8_ INCHES MIN MAX 0.193 0.200 0.169 0.177 −−− 0.047 0.002 0.006 0.020 0.030 0.026 BSC 0.007 0.011 0.004 0.008 0.004 0.006 0.007 0.012 0.007 0.010 0.252 BSC 0_ 8_ MC74LVXT8053 PACKAGE DIMENSIONS SOEIAJ−16 CASE 966−01 ISSUE A 16 LE 9 Q1 E HE 1 M_ L 8 Z DETAIL P D e VIEW P A DIM A A1 b c D E e HE L LE M Q1 Z A1 b 0.13 (0.005) c M NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018). 0.10 (0.004) MILLIMETERS MIN MAX --2.05 0.05 0.20 0.35 0.50 0.10 0.20 9.90 10.50 5.10 5.45 1.27 BSC 7.40 8.20 0.50 0.85 1.10 1.50 10 _ 0_ 0.70 0.90 --0.78 INCHES MIN MAX --0.081 0.002 0.008 0.014 0.020 0.007 0.011 0.390 0.413 0.201 0.215 0.050 BSC 0.291 0.323 0.020 0.033 0.043 0.059 10 _ 0_ 0.028 0.035 --0.031 ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 http://onsemi.com 13 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative MC74LVXT8053/D