HOLTEK HT82D22R

HT82D22R/HT82D22A
27MHz Two Channel RX 8-Bit MCU
Features
· USB Specification Compliance
- Conforms to USB specification V2.0
- Conforms to USB HID specification V1.11
· RF tuner, mixer, transistors, passives, coils, and
· Supports 1 Low-speed USB control endpoint and
· Eight user selectable frequencies
SAW filter functions integrated in the same device
· Integrated FSK Receiver Phase Locked Loop
2 interrupt endpoint
· Integrated FSK Receiver 6Kbps data rate
· Single 8-bit programmable timer counter with
· External 12MHz crystal
overflow interrupt
· 8-bit RISC microcontroller, with 4K´15 EPROM
· Single 16-bit programmable timer counter with
(000H~FFFH)
overflow interrupt
· 160 bytes RAM (20H~BFH)
· PS2 and USB modes supported
· 6MHz internal MCU clock
· Built-in two 27MHz FSK Receiver
· Two 8-bit indirect addressing registers
· Supply 27MHz FSK Receiver power down function
· Single USB interrupt input (vector 04H)
· 8-level stacks
· HALT function and wake-up feature reduce
· Each endpoint has 8 bytes FIFO
power consumption
· Integrated USB transceiver
· All I/O ports support wake-up function
· 3.3V regulator output
· Internal Power-On reset (POR)
· Integrated 27MHz FSK Receiver
· Watchdog Timer (WDT)
· 27MHz FSK Receiver power down function
· 10 I/O ports
· FSK Receiver Frequency range 26.995~27.295MHz
· 48-pin QFN package
· FSK Receiver High sensitivity: £ -90 dBm
General Description
USB Encoder Built-in two 27MHz FSK Receiver MCU
OTP body is suitable for USB interface and 27MHz
Wireless system. Flexible total solution for applications
that combine PS/2 and low-speed USB interface and
27MHz wireless system, such as mice, joysticks, and
many others
Rev. 1.00
It consists of a Holtek high performance 8-bit MCU core
for control unit, built-in USB SIE, 27MHz FSK Receiver ,
4K´15 ROM and 160 bytes data RAM
1
November 6, 2009
HT82D22R/HT82D22A
Block Diagram
U S B D + /C L K
U S B D -/D A T A
V 3 3 O
U S B 2 .0 o r P S 2
B P
In te rru p t
C ir c u it
S T A C K
P ro g ra m
R O M
P ro g ra m
C o u n te r
M
T M R L
T M R H
U
fS
/4
Y S
P A 7 /T M R 1
X
T M R C
IN T C
E N /D IS
W D T S
In s tr u c tio n
R e g is te r
M
M P
U
X
W D T P r e s c a le r
D A T A
M e m o ry
P A C
T im in g
G e n e ra to r
P A
M U X
In s tr u c tio n
D e c o d e r
P B C
A L U
P O R T A
S T A T U S
P O R T B
P B
W D T
M
U
S Y S C L K /4
W D T O S C
X
P A 0 ~ P A 5
P A 6 /T M R 0
P A 7 /T M R 1
P B 0 /F S K -B _ O U T
S h ifte r
P C C
P O R T C
P C
O S C 1
P B 0 /F S K -A _ O U T
A C C
2 7 M H z
F S K
R e c e iv e r
X T A L _ IN A
X T A L _ O U T A
A N T _ IN 2 A
A N T _ IN 1 A
2 7 M H z
F S K
R e c e iv e r
X T A L _ IN B
X T A L _ O U T B
A N T _ IN 2 B
A N T _ IN 1 B
Rev. 1.00
2
November 6, 2009
HT82D22R/HT82D22A
Pin Assignment
P A
P A
P A
P A
P A
P A
P A
P C 0 /F S K -A _ O U
V S
L F
V R E E
N
C
S
A
A
T
3 4
4
3 3
3 2
H T 8 2 D 2 2 R
H T 8 2 D 2 2 A
4 8 Q F N -A
A
7
A
9
8
A
D
6
3
5
A
5
V
4
X T A
X T A L _
3 1
3 0
2 9
2 8
1 0
S
3 6
3 5
6
C
3
V C
2
A
A
A
A
4 8 4 7 4 6 4 5 4 4 4 3 4 2 4 1 4 0 3 9 3 8 3 7
1
S
2
1
0
A N T
A N T
G N
V C
V S
_ IN 2
_ IN 1
D A 1
C A 2
N
C A 1
D D L _ IN
O U T
V S
V D
2 7
1 1
1 2
2 6
1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 2 4
2 5
P A 7
O S C
O S C
R E S
V S S
P B 0
V S S
X T A
X T A
V D D
V C C
N C
I
O
/F S K -B _ O U T
L _ O U T B
L _ IN B
-B
A 1 B
V C C A
G N D A
A N T _
A N T _
V S S
N C
V R E F
L F B
V S S
U S B D
U S B D
V 3 3 0
2 B
1 B
IN 1 B
IN 2 B
B
-/D A T A
+ /C L K
Pin Description
Pin Name
PA0~PA5,
PA6/TMR0
PA7/TMR1
PB0/FSK-B_OUT
I/O
Configuration
Option
Description
Bidirectional 8-bit input/output port. Each bit can be configured
as a wake-up input by ROM code option. The input or output
mode is controlled by PAC (PA control register).
Pull-high
Pull-high resistor options: PA0~PA7
I/O
Wake-up
CMOS/NMOS/PMOS output options: PA0~PA7
CMOS/NMOS/PMOS
Wake-up options: PA0~PA7
PA6 is wire-bonded with TMR0
PA7 is wire-bonded with TMR1
I/O
Pull-high
Wake-up
Pull-high
Bidirectional 1-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options)
PB0 is wire bonded with FSK-B demodulation data output.
Wake-up option: PB0
Bidirectional 1-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options)
PC0 is wire bonded with FSK-A demodulation data output.
Wake-up option: PC0
PC0/FSK-A_OUT
I/O
VSS, GNDA1A,
GNDA1B
¾
¾
Negative power supply, ground
I
¾
Schmitt trigger reset input. Active low.
VDD,VDD-A, VDD-B
VCCA1A~VCCA2A
VCCA1B~VCCA2B
¾
¾
Positive power supply
V33O
O
¾
3.3V regulator output
USBD+/CLK
I/O
¾
USBD+ or PS2 CLK I/O line
USB or PS2 function is controlled by software control register
USBD-/DATA
I/O
¾
USBD- or PS2 DATA I/O line
USB or PS2 function is controlled by software control register
RES
Rev. 1.00
Wake-up
3
November 6, 2009
HT82D22R/HT82D22A
I/O
Configuration
Option
Description
I
¾
Loop filter for Local Oscillator (resistance 24kW and capacity
5.6nF) in parallel with capacity 560pF to ground.
OSCI
¾
¾
For test pin
OSCO
¾
¾
For test pin
VREFA
VREFB
¾
¾
Mid rail reference voltage for FSK receiver
ANT_IN1A
ANT_IN1B
I
¾
Antenna input 1
ANT_IN2A
ANT_IN2B
I
¾
Antenna input 2
XTAL_INA
XTAL_OUTA
XTAL_INB
XTAL_OUTB
I
O
I
O
¾
XTAL_INA, XTAL_INB, XTAL_OUTA, XTAL_OUTB are connected to a 12MHz crystal
Pin Name
LFA
LFB
Absolute Maximum Ratings
Supply Voltage ...........................VSS-0.3V to VSS+6.0V
Storage Temperature ............................-50°C to 125°C
Input Voltage..............................VSS-0.3V to VDD+0.3V
Operating Temperature...............................0°C to 70°C
Note: These are stress ratings only. Stresses exceeding the range specified under ²Absolute Maximum Ratings² may
cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed
in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.
D.C. Characteristics
Ta=25°C
Test Conditions
Symbol
Parameter
VDD
Conditions
¾
Min.
Typ.
Max.
Unit
4.0
¾
5.5
V
VDD
Operating Voltage
¾
IDD
Operating Current
5V
No load, fXTAL=12MHz
¾
25
¾
mA
ISTB1
Standby Current
5V
No load, system HALT,
USB suspend**,
FSK receiver power down
¾
1.5
¾
mA
ISTB2
Standby Current
5V
No load, system HALT,
input/output mode,
set SUSPEND2 [1CH].4,
FSK receiver power down
¾
1.0
¾
mA
VIL1
Input Low Voltage for I/O Ports
5V
¾
0
¾
0.8
V
VIH1
Input High Voltage for I/O Ports
5V
¾
2
¾
VDD
V
VIL2
Input Low Voltage (RES)
5V
¾
0
¾
0.4VDD
V
VIH2
Input High Voltage (RES)
5V
¾
0.9VDD
¾
VDD
V
IOL1
I/O Port Sink Current for
PA1~PA7, PB0, PC0
5V
VOL=0.4V
2
4
8
mA
IOL2
I/O Port Sink Current for PA0
5V
VOL=0.4V
7
10
13
mA
IOH1
I/O Port Source Current for
PA1~PA7, PB0, PC0
5V
VOH=3.4V
-2
-4
-8
mA
IOH2
I/O Port Source Current for PA0
5V
VOH=3.4V
-12
-18
-24
mA
Rev. 1.00
4
November 6, 2009
HT82D22R/HT82D22A
Test Conditions
Symbol
Parameter
VDD
Conditions
Min.
Typ.
Max.
Unit
RPH1
Pull-high Resistance for DATA*
¾
¾
1.3
1.5
2.0
kW
RPH2
Pull-high Resistance for PA, PB,
PC, PD
¾
¾
2.0
4.7
6.0
kW
RPH3
Pull-high Resistance for PA, PB0,
PC0
5V
¾
25
50
80
kW
VLVR
Low Voltage Reset
5V
¾
2.4
2.7
3
V
Note:
²*² The DATA pull-high must be implemented by the external 1.5kW.
²**² include 15kW loading of USBD+, USBD- line in host terminal.
A.C. Characteristics
Ta=25°C
Test Conditions
Symbol
Parameter
VDD
Conditions
Min.
Typ.
Max.
Unit
fSYS
System Clock (Crystal OSC)
5V
¾
¾
6
¾
MHz
fXTAL
Quartz xtal Frequency
¾
¾
¾
12
¾
MHz
Xppm
Quartz xtal Frequency Tolerance
¾
¾
¾
±50
¾
ppm
CXTAL
Xtal Shunt Capacitance
¾
¾
¾
47
¾
pF
tWDT
Watchdog Time-out Period
(System Clock)
¾
1024
¾
¾
tRCSYS
tRES
External Reset Low Pulse Width
¾
1
¾
¾
ms
Wake-up from HALT
1024
¾
tSYS
tSST
System Start-up Timer Period
¾
Power-up, Watchdog
Time-out from normal
1024
Without WDT prescaler
¾
tWDTOSC
tOSC
Crystal Setup
¾
¾
¾
5
10
ms
tDEV
27MHz therefore Signal Input
Frequency Deviation
5V
¾
3.2
¾
¾
kHz
5V
¾
15
31
70
us
tWDTOSC Watchdog Oscillator
Rev. 1.00
5
November 6, 2009
HT82D22R/HT82D22A
RF Characteristics
Symbol
fCHN
Parameter
Channel Spacing
Ta=25°C
Test Conditions
Conditions
VCC
Min.
Typ.
Max.
Unit
¾
50
¾
kHz
¾
MHz
< 100
¾
kW
5V
¾
PB3 PB2 PB1 or PD5 PD4 PC3
000
001
010
011
100
101
110
111
¾
DC
¾
26.995
27.045
27.095
27.145
27.195
27.245
27.295
26.945
fCOM
Communication Spacing
5V
RIN
Input Resistance
5V
Differential @27MHz
¾
8
¾
kW
CIN
Input Capacitance
5V
Differential @27MHz
¾
5
¾
pF
ASENS
Antenna Input Sensitivity
5V
Antenna Input 50W to 8kW
Impedance Transform
-90
¾
¾
dbm
ACREJ
Adjacent Channel Rejection
5V
50kHz offset,
100kHz & 150kHz offsets
¾
1.5
28
¾
dB
fDEV
Frequency Deviation
5V
¾
3.2
¾
¾
kHz
DRFSK
Data Rate
5V
¾
¾
6K
¾
bit/sec
VREF1
Internal Mid-rail Reference
5V
¾
¾
1.6
¾
V
VREF2
Internal Supply Voltage Reference
5V
¾
¾
3.3
¾
V
tPU
Power Up Settling Time
5V
¾
¾
3
¾
ms
Rev. 1.00
6
November 6, 2009
HT82D22R/HT82D22A
Functional Description
Execution Flow
incremented by one. The program counter then points to
the memory word containing the next instruction code.
The External crystal must use 12MHZ but the system
clock for the microcontroller is derived from 6MHZ internal clock. The system clock is internally divided into four
non- overlapping clocks. One instruction cycle consists
of four system clock cycles.
When executing a jump instruction, conditional skip execution, loading to the PCL register, performing a subroutine call or return from subroutine, initial reset,
internal interrupt, external interrupt or return from interrupts, the PC manipulates the program transfer by loading the address corresponding to each instruction.
Instruction fetching and execution are pipelined in such
a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle.
However, the pipelining scheme causes each instruction to be effectively executed in a cycle. If an instruction
changes the program counter, two cycles are required to
complete the instruction.
The conditional skip is activated by instructions. Once
the condition is met, the next instruction, fetched during
the current instruction execution, is discarded and a
dummy cycle replaces it to get the proper instruction.
Otherwise proceed with the next instruction.
The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the
PCL performs a short jump. The destination will be
within the current program ROM page.
Program Counter - PC
The program counter (PC) controls the sequence in
which the instructions stored in the program ROM are
executed and its contents specify a full range of program memory.
When a control transfer takes place, an additional
dummy cycle is required.
After accessing a program memory word to fetch an instruction code, the contents of the program counter are
S y s te m
C lo c k
T 1
T 2
T 3
T 4
T 1
T 2
T 3
T 4
T 1
T 2
T 3
T 4
O S C 2 ( R C o n ly )
P C
P C
P C + 1
F e tc h IN S T (P C )
E x e c u te IN S T (P C -1 )
P C + 2
F e tc h IN S T (P C + 1 )
E x e c u te IN S T (P C )
F e tc h IN S T (P C + 2 )
E x e c u te IN S T (P C + 1 )
Execution Flow
Program Counter
Mode
*11
*10
*9
*8
*7
*6
*5
*4
*3
*2
*1
*0
Initial Reset
0
0
0
0
0
0
0
0
0
0
0
0
USB Interrupt
0
0
0
0
0
0
0
0
0
1
0
0
Timer/Event Counter 0 Overflow
0
0
0
0
0
0
0
0
1
0
0
0
Timer/Event Counter 1 Overflow
0
0
0
0
0
0
0
0
1
1
0
0
Skip
Program Counter+2
Loading PCL
*11
*10
*9
*8
@7
@6
@5
@4
@3
@2
@1
@0
Jump, Call Branch
#11
#10
#9
#8
#7
#6
#5
#4
#3
#2
#1
#0
Return from Subroutine
S11
S10
S9
S8
S7
S6
S5
S4
S3
S2
S1
S0
Program Counter
Note: *11~*0: Program counter bits
#11~#0: Instruction code bits
Rev. 1.00
S11~S0: Stack register bits
@7~@0: PCL bits
7
November 6, 2009
HT82D22R/HT82D22A
· Table location
Program Memory - ROM
Any location in the program memory can be used as
look-up tables. There are three method to read the
ROM data by two table read instructions: ²TABRDC²
and ²TABRDL², transfer the contents of the
lower-order byte to the specified data memory, and
the higher-order byte to TBLH (08H).
The three methods are shown as follows:
The program memory is used to store the program instructions which are to be executed. It also contains
data, table, and interrupt entries, and is organized into
4096´15 bits, addressed by the program counter and table pointer.
Certain locations in the program memory are reserved
for special usage:
¨
The instructions ²TABRDC [m]² (the current page,
one page=256words), where the table locations is
defined by TBLP (07H) in the current page. And the
ROM code option TBHP is disabled (default).
¨
The instructions ²TABRDC [m]², where the table locations is defined by registers TBLP (07H) and
TBHP (01FH). And the ROM code option TBHP is
enabled.
¨
The instructions ²TABRDL [m]², where the table locations is defined by Registers TBLP (07H) in the
last page (0F00H~0FFFH).
· Location 000H
This area is reserved for program initialization. After a
chip reset, the program always begins execution at location 000H.
· Location 004H
This area is reserved for the USB interrupt service
program. If the USB interrupt is activated, the interrupt
is enabled and the stack is not full, the program begins
execution at location 004H.
· Location 008H
This location is reserved for the Timer/Event counter 0
interrupt service program. If a timer results from a
Timer/Event counter 0 overflow. And the interrupt is
enables and the stack is not full, the program begins
execution at location 008H.
Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are
transferred to the lower portion of TBLH, and the remaining 1-bit words are read as ²0². The Table
Higher-order byte register (TBLH) is read only. The table pointer (TBLP, TBHP) is a read/write register (07H,
1FH), which indicates the table location. Before accessing the table, the location must be placed in the
TBLP and TBHP (If the OTP option TBHP is disabled,
the value in TBHP has no effect). The TBLH is read
only and cannot be restored. If the main routine and
the ISR (Interrupt Service Routine) both employ the
table read instruction, the contents of the TBLH in the
main routine are likely to be changed by the table read
instruction used in the ISR. Errors can occur. In other
words, using the table read instruction in the main routine and the ISR simultaneously should be avoided.
However, if the table read instruction has to be applied
in both the main routine and the ISR, the interrupt
should be disabled prior to the table read instruction. It
will not be enabled until the TBLH has been backed
up. All table related instructions require two cycles to
complete the operation. These areas may function as
normal program memory depending on the requirements.
Once TBHP is enabled, the instruction ²TABRDC [m]²
reads the ROM data as defined by TBLP and TBHP
value. Otherwise, the ROM code option TBHP is disabled, the instruction ²TABRDC [m]² reads the ROM
data as defined by TBLP and the current program
counter bits.
· Location 00CH
This location is reserved for the Timer/Event Counter
1 interrupt service program. If a timer interrupt results
from a Timer/Event Counter 1 overflow, and the interrupt is enabled and the stack is not full, the program
begins execution at location 00CH.
0 0 0 H
D e v ic e In itia liz a tio n P r o g r a m
0 0 4 H
U S B In te r r u p t S u b r o u tin e
0 0 8 H
T im e r /E v e n t C o u n te r 0
In te r r u p t S u b r o u tin e
0 0 C H
T im e r /E v e n t C o u n te r 1
In te r r u p t S u b r o u tin e
n 0 0 H
P ro g ra m
M e m o ry
L o o k - u p T a b le ( 2 5 6 W o r d s )
n F F H
L o o k - u p T a b le ( 2 5 6 W o r d s )
F F F H
1 5 B its
N o te : n ra n g e s fro m
0 to F
Program Memory Structure
Instruction
Table Location
*11
*10
*9
*8
*7
*6
*5
*4
*3
*2
*1
*0
TABRDC [m]
P11
P10
P9
P8
@7
@6
@5
@4
@3
@2
@1
@0
TABRDL [m]
1
1
1
1
@7
@6
@5
@4
@3
@2
@1
@0
Note:
*11~*0: Table location bits
@7~@0: TBLP bits
P11~P8: Current program counter bits when TBHP is disabled
TBHP register bit3~bit0 when TBHP is enabled
Rev. 1.00
8
November 6, 2009
HT82D22R/HT82D22A
Stack Register - STACK
All of the data memory areas can handle arithmetic,
logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the
data memory can be set and reset by ²SET [m].i² and
²CLR [m].i². They are also indirectly accessible through
memory pointer registers (MP0 or MP1).
This is a special part of the memory which is used to
save the contents of the program counter only. The
stack is organized into 8 levels and is neither part of the
data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the
stack pointer (SP) and is neither readable nor writeable.
At a subroutine call or interrupt acknowledge signal, the
contents of the program counter are pushed onto the
stack. At the end of a subroutine or an interrupt routine,
signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the
stack. After a chip reset, the SP will point to the top of the
stack.
B a n k 0
0 0 H
If the stack is full and a non-masked interrupt takes
place, the interrupt request flag will be recorded but the
acknowledge signal will be inhibited. When the stack
pointer is decremented (by RET or RETI), the interrupt
will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily.
In a similar case, if the stack is full and a ²CALL² is subsequently executed, stack overflow occurs and the first
entry will be lost (only the most recent 4 return addresses are stored).
M P 0
0 2 H
IA R 1
0 3 H
M P 1
0 4 H
B P
0 5 H
A C C
0 6 H
P C L
0 7 H
T B L P
0 8 H
T B L H
0 9 H
W D T S
0 A H
S T A T U S
0 B H
IN T C
0 C H
Data Memory - RAM for Bank 0
The special function registers include the indirect addressing registers (IAR0;00H, IAR1;02H), Bank register
(BP, 04H), Timer/Event Counter 0 (TMR0;0DH),
Timer/Event Counter 0 control register (TMR0C;0EH),
Timer/Event Counter 1 higher order byte register
(TMR1H;0FH), Timer/Event Counter 1 lower order byte
register (TMR1L;10H), Timer/Event Counter 1 control
register (TMR1C;11H), program counter lower-order
byte register (PCL;06H), memory pointer registers
(MP0;01H, MP1;03H), accumulator (ACC;05H), table
pointer (TBLP;07H, TBHP;1FH), table higher-order byte
register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH),
0 D H
T M R 0
0 E H
T M R 0 C
0 F H
T M R 1 H
1 0 H
T M R 1 L
1 1 H
T M R 1 C
1 2 H
P A
1 3 H
P A C
1 4 H
P B
1 5 H
P B C
1 6 H
P C
1 7 H
P C C
1 8 H
P D
1 9 H
P D C
1 A H
U S C
1 B H
U S R
1 C H
S C C
1 D H
1 E H
1 F H
T B H P
2 0 H
G e n e ra l P u rp o s e
D a ta M e m o ry
(1 6 0 B y te s )
Watchdog Timer option setting register (WDTS;09H),
I/O registers (PA;12H, PB;14H, PC;16H), I/O control
registers (PAC;13H, PBC;15H, PCC;17H). USB/PS2
status and control register (USC;1AH), USB endpoint
interrupt status register (USR;1BH), system clock control register (SCC;1CH). The remaining space before
the 20H is reserved for future expansion usage and
reading these locations will get ²00H². The general purpose data memory, addressed from 20H to BFH, is used
for data and control information under instruction commands.
Rev. 1.00
IA R 0
0 1 H
B F H
: U n s e d R e a d a s "0 0 "
Bank0 RAN Mapping
9
November 6, 2009
HT82D22R/HT82D22A
Data Memory - RAM for Bank 1
The indirect addressing pointer (MP0) always points to
Bank0 RAM addresses no matter the value of Bank
Register (BP).
The special function registers used in the USB interface
are located in RAM Bank1. In order to access Bank1
register, only the Indirect addressing pointer MP1 can
be used and the Bank register BP should be set to 1.
The RAM bank 1 mapping is as shown.
The indirect addressing pointer (MP1) can access
Bank0 or Bank1 RAM data according to the value of BP
which is set to 0 or 1 respectively.
B a n k 1
4 1 H
The memory pointer registers (MP0 and MP1) are 8-bit
registers.
P IP E _ C T R L
4 2 H
A W R
4 3 H
S T A L L
4 4 H
P IP E
4 5 H
S IE S
4 6 H
M IS C
4 7 H
E n d p t_ E N
4 8 H
F IF O 0
4 9 H
F IF O 1
4 A H
F IF O 2
Accumulator
The accumulator is closely related to ALU operations. It
is also mapped to location 05H of the data memory and
can carry out immediate data operations. The data
movement between two data memory locations must
pass through the accumulator.
Arithmetic and Logic Unit - ALU
4 B H
This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:
4 C H
U n d e fin e d , r e s e r v e d
fo r fu tu r e e x p a n s io n
· Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
· Logic operations (AND, OR, XOR, CPL)
· Rotation (RL, RR, RLC, RRC)
F F H
· Increment and Decrement (INC, DEC)
: U n s e d R e a d a s "0 0 "
· Branch decision (SZ, SNZ, SIZ, SDZ ....)
Bank 1 RAM Mapping
The ALU not only saves the results of a data operation
but also changes the status register.
Address 00~1FH in RAM Bank0 and Bank1 are located
in the same Registers
Status Register - STATUS
Indirect Addressing Register
This 8-bit register (0AH) contains the zero flag (Z), carry
flag (C), auxiliary carry flag (AC), overflow flag (OV),
power down flag (PDF), and watchdog time-out flag
(TO). It also records the status information and controls
the operation sequence.
Locations 00H and 02H are indirect addressing registers (IAR0, IAR1) that are not physically implemented.
Any read/write operation on [00H] ([02H]) will access the
data memory pointed to by MP0 (MP1). Reading location 00H (02H) indirectly will return the result 00H. Writing indirectly results in no operation.
Bit No.
With the exception of the TO and PDF flags, bits in the
status register can be altered by instructions like most
Label
Function
0
C
C is set if an operation results in a carry during an addition operation or if a borrow does not
take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate
through carry instruction.
1
AC
AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from
the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2
Z
Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
3
OV
OV is set if an operation results in a carry into the highest-order bit but not a carry out of the
highest-order bit, or vice versa; otherwise OV is cleared.
4
PDF
PDF is cleared by a system power-up or executing the ²CLR WDT² instruction. PDF is set by
executing the ²HALT² instruction.
5
TO
TO is cleared by a system power-up or executing the ²CLR WDT² or ²HALT² instruction. TO is
set by a WDT time-out.
6, 7
¾
Unused bit, read as ²0²
Status (0AH) Register
Rev. 1.00
10
November 6, 2009
HT82D22R/HT82D22A
other registers. Any data written into the status register
will not change the TO or PDF flag. In addition, operations related to the status register may give different results from those intended.
onto the stack. If the contents of the register or status
register (STATUS) are altered by the interrupt service
program which corrupts the desired control sequence,
the contents should be saved in advance.
The TO flag can be affected only by a system power-up,
a WDT time-out or executing the ²CLR WDT² or ²HALT²
instruction. The PDF flag can be affected only by executing the ²HALT² or ²CLR WDT² instruction or during a
system power-up.
The USB interrupts are triggered by the following USB
events and the related interrupt request flag (USBF; bit
4 of the INTC) will be set.
The Z, OV, AC and C flags generally reflect the status of
the latest operations.
· The USB resume signal from PC
In addition, upon entering the interrupt sequence or executing a subroutine call, the status register will not be
automatically pushed onto the stack. If the contents of
the status are important and if the subroutine can corrupt the status register, precautions must be taken to
save it properly.
When the interrupt is enabled, the stack is not full and
the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (USBF)
and EMI bits will be cleared to disable other interrupts.
· Access of the corresponding USB FIFO from PC
· The USB suspend signal from PC
· USB Reset signal
When the PC Host access the FIFO, the corresponding
request bit of the USR is set, and a USB interrupt is triggered. So user can easily decide which FIFO is accessed. When the interrupt has been served, the
corresponding bit should be cleared by firmware. When
the device receives a USB Suspend signal from the
Host PC, the suspend line (bit0 of the USC) is set and a
USB interrupt is also triggered.
Interrupt
The device provides an external interrupt and internal
timer/event counter interrupts. The Interrupt Control
Register (INTC;0BH) contains the interrupt control bits
to set the enable/disable and the interrupt request flags.
Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This
scheme may prevent any further interrupt nesting. Other
interrupt requests may occur during this interval but only
the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the
EMI bit and the corresponding bit of the INTC may be
set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If
immediate service is desired, the stack must be prevented from becoming full.
When the device receives a Resume signal from the
Host PC, the resume line (bit3 of the USC) are set and a
USB interrupt is triggered.
Whenever a USB reset signal is detected, the USB interrupt is triggered and URST bit of the USC register is
set. When the interrupt has been served, the bit should
be cleared by firmware.
The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F; bit 5 of INTC), caused by a timer 0
overflow. When the interrupt is enabled, the stack is not
full and the T0F bit is set, a subroutine call to location
08H will occur. The related interrupt request flag (T0F)
will be reset and the EMI bit cleared to disable further interrupts.
All these kinds of interrupts have a wake-up capability.
As an interrupt is serviced, a control transfer occurs by
pushing the program counter onto the stack, followed by
a branch to a subroutine at a specified location in the
program memory. Only the program counter is pushed
The internal Timer/Even Counter 1 interrupt is initialized
Bit No.
Label
0
EMI
Controls the master (global) interrupt (1=enable; 0=disable)
Function
1
EUI
Controls the USB interrupt (1=enable; 0= disable)
2
ET0I
Controls the Timer/Event Counter0 interrupt (1=enable; 0=disable)
3
ET1I
Controls the Timer/Event Counter1 interrupt (1=enable; 0=disable)
4
USBF
5
T0F
Internal Timer/Event counter0 request flag (1:active; 0:inactive)
6
T1F
Internal timer/event counter request flag (1:active; 0:inactive)
7
¾
USB interrupt request flag (1=active; 0=inactive)
Unused bit, read as ²0²
INTC (0BH) Register
Rev. 1.00
11
November 6, 2009
HT82D22R/HT82D22A
by setting the Timer/Event Counter 1 interrupt request
flag (T1F; bit 6 of INTC), caused by a timer 1 overflow.
When the interrupt is enabled, the stack is not full and
the T1F is set, a subroutine call to location 0CH will occur. The related interrupt request flag (T1F) will be reset
and the EMI bit cleared to disable further interrupts.
4 7 p F
4 7 p F
System Oscillator
XTAL_INA or XTAL_INB and XTAL_OUTA or
XTAL_OUTB to get a frequency reference, but two external capacitors in XTAL_INA or XTAL_INB and
XTAL_OUTA or XTAL_OUTB are required.
The external crystal must use 12MHz but it operate in
6MHz system clock. The USB SIE function also operate
in 6MHz.
Interrupts, occurring in the interval between the rising
edges of two consecutive T2 pulses, will be serviced on
the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests
the following table shows the priority that is applied.
These can be masked by resetting the EMI bit.
Priority
Vector
USB interrupt
1
04H
Timer/Event Counter 0 overflow
2
08H
Timer/Event Counter 1 overflow
3
0CH
Both of aXTAL_INA or XTAL_INBnd XTAL_OUTA or
XTAL_OUTB pin must be connect a 47pF capacitor to
ground.
The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if
the system enters the power down mode, the system
clock is stopped, but the WDT oscillator still works within
a period of approximately 31ms. The WDT oscillator can
be disabled by ROM code option to conserve power.
Watchdog Timer - WDT
The Timer/Event Counter 0/1 interrupt request flag
(T0F/T1F), USB interrupt request flag (USBF), enable
Timer/Event Counter 0/1 interrupt bit (ET0I/ET1I), enable
USB interrupt bit (EUI) and enable master interrupt bit
(EMI) constitute an interrupt control register (INTC) which
is located at 0BH in the data memory. EMI, EUI, ETI are
used to control the enabling/disabling of interrupts. These
bits prevent the requested interrupt from being serviced.
Once the interrupt request flags (TF, USBF) are set, they
will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.
The WDT clock source is implemented by a dedicated
RC oscillator (WDT oscillator), or instruction clock (system clock divided by 4), determine by ROM code option.
This timer is designed to prevent a software malfunction
or sequence from jumping to an unknown location with
unpredictable results. The Watchdog Timer can be disabled by ROM code option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no
operation.
Once the internal WDT oscillator (RC oscillator with a
period of 31ms/5V normally) is selected, it is first divided
by 256 (8-stage) to get the nominal time-out period of
8ms/5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the
WDT prescaler, longer time-out periods can be realized.
Writing data to WS2, WS1, WS0 (bits 2, 1, 0 of the
WDTS) can give different time-out periods. If WS2,
WS1, and WS0 are all equal to 1, the division ratio is up
to 1:128, and the maximum time-out period is 1s/5V. If
the WDT oscillator is disabled, the WDT clock may still
come from the instruction clock and operates in the
same manner except that in the HALT state the WDT
may stop counting and lose its protecting purpose. In
this situation the logic can only be restarted by external
logic. The high nibble and bit 3 of the WDTS are reserved for user defined flags, which can only be set to
²10000² (WDTS.7~WDTS.3).
It is recommended that a program does not use the
²CALL subroutine² within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to
be serviced immediately in some applications. If only one
stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged
once the ²CALL² operates in the interrupt subroutine.
Oscillator Configuration
There is an oscillator circuit in the microcontroller.
This oscillator is designed for system clocks. The HALT
mode stops the system oscillator and ignores an external signal to conserve power.
A crystal across XTAL_INA or XTAL_INB and
XTAL_OUTA or XTAL_OUTB is needed to provide the
feedback and phase shift required for the oscillator. No
other external components are required. In stead of a
crystal, a resonator can also be connected between
Rev. 1.00
X T A L _ O U T A
X T A L _ O U T B
C r y s ta l O s c illa to r
During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the ²RETI² instruction is executed or the EMI bit and the related
interrupt control bit are set to 1 (if the stack is not full). To
return from the interrupt subroutine, ²RET² or ²RETI²
may be invoked. RETI will set the EMI bit to enable an
interrupt service, but RET will not.
Interrupt Source
X T A L _ IN A
X T A L _ IN B
12
November 6, 2009
HT82D22R/HT82D22A
S y s te m
C lo c k /4
R O M
C o d e
O p tio n
S e le c t
W D T
O S C
W D T P r e s c a le r
8 - b it C o u n te r
7 - b it C o u n te r
8 -to -1 M U X
W S 0 ~ W S 2
W D T T im e - o u t
Watchdog Timer
· The WDT and WDT prescaler will be cleared and re-
If the device operates in a noisy environment, using the
on-chip 32kHz RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.
WS2
WS1
WS0
Division Ratio
0
0
0
1:1
0
0
1
1:2
0
1
0
1:4
0
1
1
1:8
1
0
0
1:16
1
0
1
1:32
1
1
0
1:64
1
1
1
1:128
counted again (if the WDT clock is from the WDT oscillator).
· All of the I/O ports remain in their original status.
· The PDF flag is set and the TO flag is cleared.
The system can leave the HALT mode by means of an
external reset, an interrupt, an external falling edge signal on port A, PB0, PC0 or a WDT overflow. An external
reset causes a device initialization and the WDT overflow performs a ²warm reset². After the TO and PDF
flags are examined, the cause for chip reset can be determined. The PDF flag is cleared by a system power-up
or executing the ²CLR WDT² instruction and is set when
executing the ²HALT² instruction. The TO flag is set if
the WDT time-out occurs, and causes a wake-up that
only resets the program counter and SP; the others remain in their original status.
WDTS (09H) Register
The WDT overflow under normal operation will initialize
a ²chip reset² and set the status bit ²TO². But in the
HALT mode, the overflow will initialize a ²warm reset²
and only the program counter and SP are reset to zero.
To clear the contents of the WDT (including the WDT
prescaler), three methods are adopted; external reset (a
low level to RES), software instruction and a ²HALT² instruction. The software instruction include ²CLR WDT²
and the other set - ²CLR WDT1² and ²CLR WDT2². Of
these two types of instruction, only one can be active depending on the ROM code option - ²CLR WDT times selection option². If the ²CLR WDT² is selected (i.e.
CLRWDT times is equal to one), any execution of the
²CLR WDT² instruction will clear the WDT. In the case
that ²CLR WDT² and ²CLR WDT² are chosen (i.e.
CLRWDT times is equal to two), these two instructions
must be executed to clear the WDT; otherwise, the WDT
may reset the chip as a result of time-out.
The port A, PB0, PC0 wake-up and interrupt methods
can be considered as a continuation of normal execution. Each bit in port A, PB0, PC0 can be independently
selected to wake-up the device by mask option, PB0,
PC0 can also be selected to wake up the device by option. Awakening from an I/O port stimulus, the program
will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but
the stack is full, the program will resume execution at the
next instruction. If the interrupt is enabled and the stack
is not full, the regular interrupt response takes place. If
an interrupt request flag is set to ²1² before entering the
HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it
takes 1024 tSYS (system clock period) to resume normal
operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt
subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy
period is finished.
Power Down Operation - HALT
The HALT mode is initialized by the ²HALT² instruction
and results in the following:
· The system oscillator will be turned off but the WDT
oscillator remains running (if the WDT oscillator is selected).
To minimize power consumption, all the I/O pins should
be carefully managed before entering the HALT status.
· The contents of the on-chip RAM and registers remain
unchanged.
Rev. 1.00
13
November 6, 2009
HT82D22R/HT82D22A
Reset
The functional unit chip reset status are shown below.
There are four ways in which a reset can occur:
· RES reset during normal operation
· RES reset during HALT
· WDT time-out reset during normal operation
· USB reset
The WDT time-out during HALT is different from other
chip reset conditions, since it can perform a ²warm re set² that resets only the Program Counter and Stack
Pointer, leaving the other circuits in their original state.
Some registers remain unchanged during other reset
conditions. Most registers are reset to the ²initial condition² when the reset conditions are met. By examining
the PDF and TO flags, the program can distinguish between different ²chip resets².
TO
PDF
0
0
RES reset during power-up
0
0
RES reset during normal operation
0
0
RES wake-up HALT
1
u
WDT time-out during normal operation
1
1
WDT wake-up HALT
Program Counter
000H
Interrupt
Disable
Prescaler
Clear
WDT
Clear. After master reset, WDT
begins counting
Timer/event Counter Off
Input/output Ports
Input mode
Stack Pointer
Points to the top of the stack
V D D
R E S
tS
S T
S S T T im e - o u t
RESET Conditions
C h ip
R e s e t
Reset Timing Chart
H A L T
W a rm
R e s e t
W D T
Note: ²u² stands for ²unchanged²
R E S
To guarantee that the system oscillator is started and
stabilized, the SST (System Start-up Timer) provides an
extra delay of 1024 system clock pulses when the system resets (power-up, WDT time-out or RES reset) or
the system awakes from the HALT state.
O S C 1
S S T
1 0 - b it R ip p le
C o u n te r
S y s te m
When a system reset occurs, the SST delay is added
during the reset period. Any wake-up from HALT will enable the SST delay.
C o ld
R e s e t
R e s e t
Reset Configuration
V
D D
R E S
Reset Circuit
Rev. 1.00
14
November 6, 2009
HT82D22R/HT82D22A
The registers status are summarized in the following table.
Reset
(Power On)
WDT
Time-out
(Normal
Operation)
RES Reset
(Normal
Operation)
RES Reset
(HALT)
WDT
Time-Out
(HALT)*
USB-Reset
(Normal)
USB-Reset
(HALT)
TMR0
xxxx xxxx
0000 0000
0000 0000
0000 0000
uuuu uuuu
uuuu uuuu
uuuu uuuu
TMR0C
00-0 1000
00-0 1000
00-0 1000
00-0 1000
uu-u uuuu
00-0 1000
00-0 1000
TMR1H
xxxx xxxx
0000 0000
0000 0000
0000 0000
uuuu uuuu
uuuu uuuu
uuuu uuuu
TMR1L
xxxx xxxx
0000 0000
0000 0000
0000 0000
uuuu uuuu
uuuu uuuu
uuuu uuuu
TMR1C
00-0 1---
00-0 1---
00-0 1---
00-0 1---
uu-u u---
00-0 1---
00-0 1---
Program
Counter
000H
000H
000H
000H
000H
000H
000H
MP0
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
MP1
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
ACC
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
TBLP
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
TBLH
-xxx xxxx
-uuu uuuu
-uuu uuuu
-uuu uuuu
-uuu uuuu
-uuu uuuu
-uuu uuuu
Register
TBHP
---- xxxx
---- uuuu
---- uuuu
---- uuuu
---- uuuu
---- uuuu
---- uuuu
STATUS
--00 xxxx
--1u uuuu
--00 uuuu
--00 uuuu
--11 uuuu
--uu uuuu
--01 uuuu
INTC
-000 0000
-000 0000
-000 0000
-000 0000
-uuu uuuu
-000 0000
-000 0000
WDTS
1000 0111
1000 0111
1000 0111
1000 0111
uuuu uuuu
1000 0111
1000 0111
PA
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
1111 1111
1111 1111
PAC
1111 1111
1111 1111
1111 1111
1111 1111
uuuu uuuu
1111 1111
1111 1111
PB
---- ---1
---- ---1
---- ---1
---- ---1
---- ---u
---- ---1
---- ---1
PBC
---- ---1
---- ---1
---- ---1
---- ---1
---- ---u
---- ---1
---- ---1
PC
---- ---1
---- ---1
---- ---1
---- ---1
---- ---u
---- ---1
---- ---1
PCC
---- ---1
---- ---1
---- ---1
---- ---1
---- ---u
---- ---1
---- ---1
USC
11xx 0000
uuxx uuuu
11xx 0000
11xx 0000
uuxx uuuu
1100 0u00
1100 0u00
USR
0000 0000
uuuu uuuu
0000 0000
0000 0000
uuuu uuuu
u0uu 0000
u0uu 0000
SCC
0000 0000
uuuu uuuu
0000 0000
0000 0000
uuuu uuuu
uu00 u000
uu00 u000
PIPE_CTL
0000 0010
0000 uuuu
0000 0010
0000 0010
0000 uuuu
0000 0010
0000 0010
AWR
0000 0000
uuuu uuuu
0000 0000
0000 0000
uuuu uuuu
0000 0000
0000 0000
STALL
0000 0010
0000 uuuu
0000 0010
0000 0010
0000 uuuu
0000 0010
0000 0010
PIPE
0000 0000
xxxx xxxx
0000 0000
0000 0000
xxxx xxxx
0000 0000
0000 0000
SIES
0xxx xx00
uxxx xxuu
0xxx xx00
0xxx xx00
uxxx xxuu
0xxx xx00
0xxx xx00
MISC
0x00 0000
uxuu uuuu
0x00 0000
0x00 0000
uxuu uuuu
0x00 0000
0x00 0000
FIFO0
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
0000 0000
0000 0000
FIFO1
xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
0000 0000
0000 0000
FIFO2
xxxx
uuuu
uuuu
uuuu
uuuu
0000 0000
0000 0000
Note:
²*² stands for ²warm reset²
²u² stands for ²unchanged²
²x² stands for ²unknown²
Rev. 1.00
15
November 6, 2009
HT82D22R/HT82D22A
The Timer/Event Counter 1 contains an 16-bit programmable count-up counter and the clock may come from
an external source or from the system clock divided by 4
Timer/Event Counter
Two timer/event counters (TMR0, TMR1) are implemented in the microcontroller. The Timer/Event Counter
0 contains an 8-bit programmable count-up counter and
the clock may comes from an external source or from
fSYS/4.
Bit No.
Label
0~2, 5
¾
3
T0E
4
T0ON
To enable/disable timer 0 counting
0=disable (default); 1=enable
T0M0
T0M1
To defines the operating mode
01=Event count mode (external clock)
10=Timer mode (internal clock)
11=Pulse width measurement mode
00=Unused (default)
6
7
Function
Unused bit, read as ²0²
To define the TMR0 active edge of Timer/Event counter 0
0=active on low to high (default); 1=active on high to low
TMR0C (0EH) Register
Bit No.
Label
Function
0~2, 5
¾
3
T1E
4
T1ON
To enable/disable timer 1 counting
0=disable (default); 1=enable
6
7
T1M0
T1M1
To defines the operating mode
01=Event count mode (external clock)
10=Timer mode (internal clock)
11=Pulse width measurement mode
00=Unused (default)
Unused bit, read as ²0²
To define the TMR1 active edge of Timer/Event counter 1
0=active on low to high (default); 1=active on high to low)
TMR1C (11H) Register
fS
Y S
D a ta B u s
/4
T 0 M 1
T 0 M 0
T im e r /E v e n t C o u n te r 0
P r e lo a d R e g is te r
R e lo a d
T 0 E
T im e r /E v e n t
C o u n te r 0
P u ls e W id th
M e a s u re m e n t
M o d e C o n tro l
T 0 M 1
T 0 M 0
T 0 O N
O v e r flo w
to In te rru p t
Timer/Event Counter 0
D a ta B u s
fS
Y S /4
T 1 M 1
T 1 M 0
T M R 1
1 6 B its
T im e r /E v e n t C o u n te r
P r e lo a d R e g is te r
R e lo a d
T 1 E
T 1 M 1
T 1 M 0
T 1 O N
L o w B y te
B u ffe r
P u ls e W id th
M e a s u re m e n t
M o d e C o n tro l
1 6 B its
T im e r /E v e n t C o u n te r
(T M R 1 H /T M R 1 L )
O v e r flo w
to In te rru p t
Timer/Event Counter 1
Rev. 1.00
16
November 6, 2009
HT82D22R/HT82D22A
Using the internal clock source, there is reference
time-base for Timer/Event Counter 0 and Timer/Event
Counter 1. The internal clock source is coming from
fSYS/4.
from the Timer/Event Counter 0/1 preload register and
generates the interrupt request flag (T0F/T1F; bit 5/6 of
INTC) at the same time.
In the pulse width measurement mode with the
T0ON/T1ON and TE bits equal to one, once the
TMR0/TMR1 has received a transient from low to high
(or high to low if the T0E/T1E bits is _0_) it will start
counting until the TMR0/TMR1 returns to the original
level and resets the T0ON/T1ON. The measured result
will remain in the Timer/Event Counter 0/1 even if the
activated transient occurs again. In other words, only
one cycle measurement can be done. Until setting the
T0ON/T1ON, the cycle measurement will function again
as long as it receives further transient pulse. Note that,
in this operating mode, the Timer/Event Counter 0/1
starts counting not according to the logic level but according to the transient edges. In the case of counter
overflows, the counter 0/1 is reloaded from the
Timer/Event Counter 0/1 preload register and issues the
interrupt request just like the other two modes. To enable the counting operation, the timer ON bit
(T0ON/T1ON; bit 4 of TMR0C/TMR1C) should be set
to1. In the pulse width measurement mode, the
T0ON/T1ON will be cleared automatically after the measurement cycle is completed. But in the other two
modes the T0ON/T1ON can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is
one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I/ET1I can disable the
corresponding interrupt services.
The external clock input allows the user to count external events, measure time intervals or pulse widths.
There are 2 registers related to the Timer/Event Counter
0; TMR0 ([0DH]), TMR0C ([0EH]). Two physical registers are mapped to TMR0 location; writing TMR0 makes
the starting value be placed in the Timer/Event Counter
0 preload register and reading TMR0 gets the contents
of the Timer/Event Counter 0. The TMR0C is a
timer/event counter control register, which defines some
options.
There are 3 registers related to Timer/Event Counter 1;
TMR1H (0FH), TMR1L (10H), TMR1C (11H). Writing
TMR1L will only put the written data to an internal
lower-order byte buffer (8 bits) and writing TMR1H will
transfer the specified data and the contents of the
lower-order byte buffer to TMR1H and TMR1L preload
registers, respectively. The Timer/Event Counter 1
preload register is changed by each writing TMR1H operations.
Reading TMR1H will latch the contents of TMR1H and
TMR1L counters to the destination and the lower-order
byte buffer, respectively. Reading the TMR1L will read
the contents of the lower-order byte buffer. The TMR1C
is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable
and active edge.
In the case of Timer/Event Counter 0/1 OFF condition,
writing data to the Timer/Event Counter 0/1 preload register will also reload that data to the Timer/Event Counter 0/1. But if the Timer/Event Counter 0/1 is turned on,
data written to it will only be kept in the Timer/Event
Counter 0/1 preload register. The Timer/Event Counter
0/1 will still operate until overflow occurs (a Timer/Event
Counter 0/1 reloading will occur at the same time).
W h e n t h e Ti m e r / E ve n t C o u n t e r 0 / 1 ( r e a d i n g
TMR0/TMR1) is read, the clock will be blocked to avoid
errors. As clock blocking may results in a counting error,
this must be taken into consideration by the programmer.
The T0M0/T0M1, T1M0/T1M1 bits define the operating
mode. The event count mode is used to count external
events, which means the clock source comes from an
external (TMR0/TMR1) pin. The timer mode functions
as a normal timer with the clock source coming from the
fSYS/4 (Timer0/Timer1). The pulse width measurement
mode can be used to count the high or low level duration
of the external signal (TMR0/TMR1). The counting is
based on the fSYS/4 (Timer0/Timer1).
In the event count or timer mode, once the Timer/Event
Counter 0/1 starts counting, it will count from the current
contents in the Timer/Event Counter 0/1 to FFH or
FFFFH. Once overflow occurs, the counter is reloaded
Rev. 1.00
17
November 6, 2009
HT82D22R/HT82D22A
Input/Output Ports
After a chip reset, these input/output lines remain at high
levels or in a floating state (depending on the
pull-high/low options). Each bit of these input/output
latches can be set or cleared by ²SET [m].i² and ²CLR
[m].i² (m=12H, 14H, 16H) instructions.
There are 10 bidirectional input/output lines in the
microcontroller, labeled from PA, PB0, PC0 which are
mapped to the data memory of [12H] [14H] [16H] respectively. All of these I/O ports can be used for input
and output operations. For input operation, these ports
are non-latching, that is, the inputs must be ready at the
T2 rising edge of instruction ²MOV A,[m]² (m=12H, 14H,
16H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.
Some instructions first input data and then follow the
output operations. For example, ²SET [m].i², ²CLR
[m].i², ²CPL [m]², ²CPLA [m]² read the entire port states
into the CPU, execute the defined operations
(bit-operation), and then write the results back to the
latches or the accumulator.
Each I/O line has its own control register (PAC) (PBC)
(PCC) to control the input/output configuration. With this
control register, CMOS/NMOS/PMOS output or Schmitt
trigger input with or without pull-high/low resistor structures can be reconfigured dynamically under software
control. To function as an input, the corresponding latch
of the control register must write a ²1². The input source
also depends on the control register. If the control register bit is ²1², the input will read the pad state. If the control register bit is ²0², the contents of the latches will
move to the internal bus. The latter is possible in the
²read-modify-write² instruction. For output function,
CMOS/NMOS/PMOS configurations can be selected.
These control registers are mapped to locations 13H,
15H and 17H.
Each line of port I/O has the capability of waking-up the
device.
There are pull-high/low options available for I/O lines.
Once the pull-high/low option of an I/O line is selected,
the I/O line have pull-high/low resistor. Otherwise, the
pull-high/low resistor is absent. It should be noted that a
non-pull-high/low I/O line operating in input mode will
cause a floating state.
It is recommended that unused or not bonded out I/O
lines should be set as output pins by software instruction
to avoid consuming power under input floating state.
PC0/PB0 is wire-bonded with FSK-A/FSK-B demodulation data output. If want read FSK-A/FSK-B demodulation data PC0/PB0 must set to input mode.
V
C o n tr o l B it
D a ta B u s
W r ite C o n tr o l R e g is te r
W r ite D a ta R e g is te r
P o rt O u tp u t
C o n fig u r a tio n
R e a d D a ta R e g is te r
P H
Q
D
Q
C K
S
C h ip R e s e t
R e a d C o n tr o l R e g is te r
D D
I/O
P o rt
D a ta B it
Q
D
Q
C K
S
P L
M
U
X
W a k e -u p fo r a n y I/O p o rt
P A 6 /T M R 0
W a k e - u p O p tio n fo r a n y I/O
P o rt
P A 7 /T M R 1
Input/Output Ports
Rev. 1.00
18
November 6, 2009
HT82D22R/HT82D22A
Low Voltage Reset - LVR
Suspend Wake-Up and Remote Wake-Up
The microcontroller contains a low voltage reset circuit
in order to monitor the supply voltage of the device. If the
supply voltage of the device drops to within the range of
0.9V~VLVR such as might occur when changing the battery, the LVR will automatically reset the device internally.
If there is no signal on the USB bus for over 3ms, the devices will go into suspend mode. The Suspend line (bit 0
of the USC) will be set to ²1² and a USB interrupt is triggered to indicate that the devices should jump to the
suspend state, the firmware should disable the USB
clock by clearing the USBCKEN (bit3 of the SCC) to ²0².
The LVR includes the following specifications:
User can further decrease the suspend current by setting the SUSP2 (bit4 of the SCC). If in USB mode set this
bit LVR OPT must disable
· For a valid LVR signal, a low voltage (0.9V~VLVR) must
exist for more than 1ms. If the low voltage state does
not exceed 1ms, the LVR will ignore it and will not perform a reset function.
When the resume signal is sent out by the host, the devices will wake up the MCU by USB interrupt and the
Resume line (bit 3 of the USC) is set. In order to make
the device function properly, the firmware must set the
USBCKEN (bit 3 of the SCC) to ²1² and clear the
SUSP2 (bit4 of the SCC). Since the Resume signal will
be cleared before the Idle signal is sent out by the host,
the Suspend line (bit 0 of the USC) will be set to ²0². So
when the MCU is detecting the Suspend line (bit0 of
USC), the Resume line should be remembered and
taken into consideration.
· The LVR uses the ²OR² function with the external
RES signal to perform a chip reset.
The relationship between VDD and VLVR is shown below.
V D D
5 .5 V
V
O P R
5 .5 V
V
L V R
After finishing the resume signal, the suspend line will
go inactive and a USB interrupt is triggered. The following is the timing diagram.
2 .7 V
2 .4 V
0 .9 V
Note:
VOPR is the voltage range for proper chip operation at 6MHz or 12MHz system clock.
V
D D
5 .5 V
V
L V R
L V R
D e te c t V o lta g e
0 .9 V
0 V
R e s e t S ig n a l
R e s e t
N o r m a l O p e r a tio n
R e s e t
*1
*2
Low Voltage Reset
Note:
*1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system
clock pulses before entering the normal operation.
*2: A low voltage has to exist for more than 1ms, after that 1ms delay, the device enters a reset mode.
Rev. 1.00
19
November 6, 2009
HT82D22R/HT82D22A
To Configure the device as PS2 Device
S U S P E N D
The device can be configured as a USB interface or PS2
interface device, by configuring the SPS2 (bit 4 of USR)
and SUSB (bit 5 of the USR). If SPS2=1, and SUSB=0,
the device is configured as a PS2 interface, pin USBDis configured as a PS2 Data pin and USBD+ is configured as a PS2 Clk pin. User can easily read or write to
the PS2 Data or PS2 Clk pin by accessing the corresponding bit PS2DAI (bit 4 of the USC), PS2CKI (bit 5 of
the USC), PS2DAO (bit 6 of the USC) and S2CKO (bit 7
of the USC) respectively.
U S B R e s u m e S ig n a l
U S B _ IN T
The device with remote wake up function can wake up
the USB Host by sending a wake-up pulse through
RMWK (bit 1 of the USC). Once the USB Host receives
a wake-up signal from the device, it will send a Resume
signal to the device. The timing is as follows:
User should make sure that in order to read the data
properly, the corresponding output bit must be set to ²1².
For example, if it is desired to read the PS2 Data by
reading PS2DAI, the PS2DAO should set to ²1². Otherwise it is always read as ²0².
S U S P E N D
M in . 1 U S B C L K
R M W K
U S B R e s u m e S ig n a l
If SPS2=0, and SUSB=1, the device is configured as a
USB interface. Both the USBD- and USBD+ is driven by
the SIE of the device. User can only write or read the
USB data through the corresponding FIFO.
M in .2 .5 m s
U S B _ IN T
Both SPS2 and SUSB default is ²0².
USB Interface
There are ten registers, including PIPE_CTRL (41H in bank 1), AWR (address + remote wake-up 42H in bank 1),
STALL (43H in bank 1), PIPE (44H in bank 1), SIES (45H in bank 1), MISC (46H in bank 1), Endpt_EN (47H in bank 1),
FIFO0 (48H in bank 1), FIFO1 (49H in bank 1), and FIFO2 (4AH in bank 1) used for the USB function. AWR register
contains current address and a remote wake up function control bit. The initial value of AWR is ²00H². The address
value extracted from the USB command is not to be loaded into this register until the SETUP stage is completed.
Bit No.
Label
R/W
Function
0
WKEN
W
Remote wake-up enable/disable
7~1
AD6~AD0
W
USB device address
AWR (42H) Register
STALL and PIPE, PIPE_CTRL, Endpt_EN Registers
PIPE register represents whether the endpoint corresponding is accessed by host or not. After ACT_EN signal being
sent out, MCU can check which endpoint had been accessed. This register is set only after the time when host access
the corresponding endpoint.
STALL register shows whether the endpoint corresponding works or not. As soon as the endpoint work improperly, the
bit corresponding must be set.
PIPE_CTRL Register is used for configuring IN (Bit=1) or OUT (Bit=0)Pipe. The default is define IN pipe. Where Bit0
(DATA0) of the PIPE_CTRL Register is used to setting the data toggle of any endpoint (except endpoint0) using data
toggles to the value DATA0. Once the user want the any endpoint (except endpoint0) using data toggles to the value
DATA0. the user can output a LOW pulse to this bit. The LOW pulse period must at least 10 instruction cycle.
Endpt_EN Register is used to enable or disable the corresponding endpoint (except endpoint 0) Enable Endpoint
(Bit=1) or disable Endpoint (Bit=0)
Rev. 1.00
20
November 6, 2009
HT82D22R/HT82D22A
The bitmaps are list as follows :
Register
Name
R/W
Register
Address
Bit7~Bit3
Reserved
Bit 2
Bit 1
Bit 0
Default
Value
PIPE_CTRL
R/W
01000001B
¾
Pipe 2
Pipe 1
Pipe 0
00000110
STALL
R/W
01000011B
¾
Pipe 2
Pipe 1
Pipe 0
00000110
R
01000100B
¾
Pipe 2
Pipe 1
Pipe 0
00000000
R/W
01000001B
¾
Pipe 2
Pipe 1
Pipe 0
00000111
PIPE
Endpt_EN
PIPE_CTRL (41H), STALL (43H), PIPE (44H) and Endpt_EN (47H) Registers
The SIES Register is used to indicate the present signal state which the SIE receives and also defines whether the SIE
has to change the device address automatically.
Bit No.
Function
Read/Write
7
MNI
R/W
6~2
¾
¾
1
F0_ERR
R/W
0
Adr_set
R/W
Register Address
01000001B
SIES (45H) Register Table
Function
Name
Read/
Write
Description
Adr_set
R/W
This bit is used to configure the USB SIE to automatically change the device address with the
value of the Address+Remote_WakeUp Register (42H).
When this bit is set to 1 by F/W, the USB SIE will update the device address with the value of the
Address+Remote_WakeUp Register (42H) after the PC Host has successfully read the data
from the device by the IN operation. The USB SIE will clear the bit after updating the device address. Otherwise, when this bit is cleared to 0, the USB SIE will update the device address immediately after an address is written to the Address+Remote_WakeUp Register (42H).
F0_Err
R/W
This bit is used to indicate when there are some errors that occurred when the FIFO0 is accessed. This bit is set by the USB SIE and cleared by F/W.
¾
¾
R/W
Bit 2~Bit 6 Reserved bit
This bit is used to control whether the USB interrupt is output to the MCU in NAK respon.
SIES Function Table
The MISC register is actually a command + status to control the desired FIFO action and to show the status of the desired FIFO. Every bit¢s meaning and usage are listed as follows:
Bit No.
Function
Read/Write
7
Len0
R/W
6
Ready
R
5
SCMD
R/W
4
SELP1
R/W
3
SELP0
R/W
2
Clear
R/W
1
Tx
R/W
0
REQ
R/W
Register Address
01000110B
MISC (46H) Registers Table
Rev. 1.00
21
November 6, 2009
HT82D22R/HT82D22A
MISC register combines a command and status to control desired endpoint FIFO action and to show the status of the
desired endpoint FIFO. The MISC will be cleared by USB reset signal.
Bit No.
Label
REQ
0
R/W
Function
R/W
After setting the other status of the desired one in the MISC, endpoint FIFO can be
requested by setting this bit to ²1². After the job has been done, this bit has to be
cleared to ²0².
1
TX
R/W
This bit defines the direction of data transferring between MCU and endpoint FIFO.
When the TX is set to ²1², this means that the MCU wants to write data to the endpoint FIFO. After the job has been done, this bit has to be cleared to ²0² before terminating request to represent the end of transferring. For reading action, this bit has to
be cleared to ²0² to represent that MCU wants to read data from the endpoint FIFO
and has to be set to ²1² after the job is done.
2
CLEAR
R/W
Clear the requested endpoint FIFO, even if the endpoint FIFO is not ready.
4
3
SELP1
SELP0
R/W
Defines which endpoint FIFO is selected, SELP1,SELP0:
00: endpoint FIFO0
01: endpoint FIFO1
10: endpoint FIFO2
11: reserved
5
SCMD
R/W
Used to show that the data in endpoint FIFO is a SETUP command. This bit has to
be cleared by firmware. That is to say, even the MCU is busy, the device will not miss
any SETUP commands from the host.
6
READY
R
Read only status bit, this bit is used to indicate that the desired endpoint FIFO is
ready to work.
7
LEN0
R/W
Used to indicate that a 0-sized packet is sent from a host to the MCU. This bit should
be cleared by firmware.
MISC (46H) Register
The MCU can communicate with the endpoint FIFO by setting the corresponding registers, of which address is listed in
the following table. After reading the current data, next data will show after 2ms, used to check the endpoint FIFO status
and response to MISC register, if read/write action is still going on.
Registers
R/W
Bank
Address
Bit7~Bit0
FIFO0
R/W
1
48H
Data7~Data0
FIFO1
R/W
1
49H
Data7~Data0
FIFO2
R/W
1
4AH
Data7~Data0
There are some timing constrains and usages illustrated here. By setting the MISC register, MCU can perform reading,
writing and clearing actions. There are some examples shown in the following table for endpoint FIFO reading, writing
and clearing.
Actions
MISC Setting Flow and Status
Read FIFO0 sequence
00H®01H®delay 2ms, check 41H®read* from FIFO0 register and
check not ready (01H)®03H®02H
Write FIFO1 sequence
0AH®0BH®delay 2ms, check 4BH®write* to FIFO1 register and
check not ready (0BH)®09H®08H
Check whether FIFO0 can be read or not
00H®01H®delay 2ms, check 41H (ready) or 01H (not ready)®00H
Check whether FIFO1 can be written or not
0AH®0BH®delay 2ms, check 4BH (ready) or 0BH (not ready)®0AH
Read 0-sized packet sequence form FIFO0
00H®01H®delay 2ms, check 81H®read once (01H)®03H®02H
Write 0-sized packet sequence to FIFO1
0AH®0BH®delay 2ms, check 0BH®0FH®0DH®08H
Note:
*: There are 2ms existing between 2 reading action or between 2 writing action
Rev. 1.00
22
November 6, 2009
HT82D22R/HT82D22A
The definitions of the USB/PS2 status and control register (USC; 1AH) are as shown.
Bit No.
Label
R/W
Function
0
SUSP
R
Read only, USB suspend indication. When this bit is set to ²1² (set by SIE), it indicates the USB bus enters suspend mode. The USB interrupt is also triggered on any
changes of this bit.
1
RMWK
W
USB remote wake up command. It is set by MCU to force the USB host leaving the
suspend mode. When this bit is set to ²1², 2ms delay for clearing this bit to ²0² is
needed to insure the RMWK command is accepted by SIE.
R/W
USB reset indication. This bit is set/cleared by USB SIE. This bit is used to detect
which bus (PS2 or USB) is attached. When the URST is set to ²1², this indicates that
a USB reset has occurred (the attached bus is USB) and a USB interrupt will be initialized.
2
URST
3
RESUME
R
USB resume indication. When the USB leaves the suspend mode, this bit is set to
²1² (set by SIE). This bit will appear 20ms waiting for the MCU to detect. When the
RESUME is set by the SIE, an interrupt will be generated to wake-up the MCU. In order to detect the suspend state, the MCU should set the USBCKEN and clear
SUSP2 (in SCC register) to enable the SIE detecting function. The RESUME will be
cleared while the SUSP is going ²0². When the MCU is detecting the SUSP, the RESUME (wakes-up the MCU ) should be remembered and taken into consideration.
4
PS2DAI
R
Read only, USBD-/DATA input
5
PS2CKI
R
Read only, USBD+/CLK input
6
PS2DAO
W
Data for driving the USBD-/DATA pin when working under 3D PS2 mouse function.
(Default=²1²)
7
PS2CKO
W
Data for driving the USBD+/CLK pin when working under 3D PS2 mouse function.
(Default=²1²)
USC (1AH) Register
The USR (USB endpoint interrupt status register) register is used to indicate which endpoint is accessed and to select
the serial bus (PS2 or USB). The endpoint request flags (EP0IF, EP1IF and EP2IF) are used to indicate which endpoints are accessed. If an endpoint is accessed, the related endpoint request flag will be set to ²1² and the USB interrupt will occur (if the USB interrupt is enabled and the stack is not full). When the active endpoint request flag is served,
the endpoint request flag has to be cleared to ²0².
Bit No.
Label
R/W
Function
0
EP0IF
R/W
When this bit is set to ²1² (set by the SIE), it indicates the endpoint 0 is accessed and
a USB interrupt will occur. When the interrupt has been served, this bit should be
cleared by firmware.
1
EP1IF
R/W
When this bit is set to ²1² (set by the SIE), it indicates the endpoint 1 is accessed and
a USB interrupt will occur. When the interrupt has been served, this bit should be
cleared by firmware.
2
EP2IF
R/W
When this bit is set to ²1² (set by the SIE), it indicates the endpoint 2 is accessed and
a USB interrupt will occur. When the interrupt has been served, this bit should be
cleared by firmware.
3, 6
¾
¾
4
SPS2
R/W
5
SUSB
R/W
The USB function is selected when this bit is set to ²1². (Default=²0²)
R/W
This flag is used to show the MCU is in USB mode. (Bit=1)
This bit is R/W by FW and will be cleared to ²0² after power-on reset. (Default=²0²)
7
USB_flag
Reserved
The PS2 function is selected when this bit is set to ²1². (Default=²0²)
USR (1BH) Register
Rev. 1.00
23
November 6, 2009
HT82D22R/HT82D22A
There is a system clock control register implemented to select the clock used in the MCU. This register consists of the
USB clock control bit (USBCKEN), second suspend mode control bit (SUSP2) and system clock selection (SYSCLK).
Bit No.
Label
R/W
2~0, 7
¾
¾
Function
Undefined, should be cleared to ²0²
USB clock control bit. When this bit is set to ²1², it indicates that the USB clock is enabled. Otherwise, the USB clock is turned-off. (Default=²0²)
USBCKEN R/W
3
4
SUSP2
R/W
This bit is used to reduce power consumption in the suspend mode. In the normal
mode this bit must be cleared to zero (Default=0). In the HALT mode this bit should
be set high to reduce power consumption. If in USB mode set this bit LVR OPT must
disable
5
PS2_flag
R/W
This flag is used to show the MCU is under PS2 mode. (Bit=1)
This bit is R/W by FW and will be cleared to ²0² after power-on reset. (Default=²0²)
6
SYSCLK
R/W
This bit is used to specify the system oscillator frequency used by the MCU. If a
6MHz crystal oscillator or resonator is used, this bit should be set to ²1². If a 12MHz
crystal oscillator or resonator is used, this bit should be cleared to ²0² (default).
SCC (1CH) Register
Table High Byte Pointer for Current Table Read TBHP (Address 0X1F)
Register
TBHP (0X1F)
Bits
Labels
Read/Write
Option
3~0
PGC3~PGC0
R
¾
Functions
Store current table read bit11~bit8 data
27MHz FSK Receiver Function
There is two channel integrated RF transceiver designed for human interface devices (HID). Operating at 27MHz, it
provide frequency selection from 8 discrete channels via a parallel control PB1~PB3 or PC3, PD4, PD5, the frequency
range is 26.945~26.995MHz and channel spacing is 50kHz.
It provide power down to reduce power consumption by 27MHz FSK Receiver power down bit PD6/PB7 for
FSK-A/FSK-B. The optimized receiver design enables reception up to 3kHz per channel. It supply demodulation output
data with PC0/PB0 for FSK-A/ FSK-B.
Register
PD6
PC3
PD4
PD5
Note:
Bits
0
3
4
5
Labels
PD6
PC3
PD4
PD5
Read/Write
R/W
R/W
Option
Functions
¾
27MHz FSK-A Receiver power down bit
When ²1² indicate FSK-A Receiver for power down
mode, otherwise for normal mode
Default value ²0²
¾
Parallel control bit 2~bit 0
Communication spacing control
000: 26.995 MHz
001: 27.045 MHz
010: 27.095 MHz
011: 27.145 MHz
100: 27.195 MHz
101: 27.245 MHz
110: 27.295 MHz
111: 26.945 MHz
27MHz FSK-A Receiver Control Register PCC.6, PCC.3, PDC.4, PDC.5 must for be ²0², the other bits are reserved for PCC (except PCC.0 for FSK-A data output ) and PDC.
27MHz FSK-A Control Register
Rev. 1.00
24
November 6, 2009
HT82D22R/HT82D22A
Register
Bits
7
Labels
PB7
Read/Write
Option
R/W
Functions
¾
27MHz FSK-B Receiver power down bit
When ²1² indicate FSK-B Receiver for power down
mode, otherwise for normal mode.
Default value ²0²
1~3
PB1~PB3
R/W
¾
Parallel control bit 2~bit 0
Communication spacing control
000: 26.995 MHz
001: 27.045 MHz
010: 27.095 MHz
011: 27.145 MHz
100: 27.195 MHz
101: 27.245 MHz
110: 27.295 MHz
111: 26.945 MHz
4~6
PB4~PB6
¾
¾
Reserved bit.
PB
Note: 27MHz FSK Receiver Control Register PB1~PB3 and PB7 must be ²0² PB4~PB6 are reserved.
27MHz FSK-B Control Register
Configuration Options
The following table shows all kinds of option in the microcontroller. All of the options must be defined to ensure proper
system functioning.
No.
Option
1
Chip lock bit (by bit)
2
PA0~PA7 pull-high resistor enabled or disabled (by bit)
3
PB0 pull-high resistor enabled or disabled
4
PC0 pull-high resistor enabled or disabled
5
LVR enable or disable
6
WDT enable or disable
7
WDT clock source: fSYS/4 or WDTOSC
8
²CLRWDT² instruction(s): 1 or 2
9
PA0~PA7 output structures: CMOS/NMOS (open-drain)/PMOS (open-source)
10
PA0~PA7 wake-up enabled or disabled (by bit)
11
PB0 wake-up enabled or disabled
12
PC0 wake-up enabled or disabled
14
TBHP enable or disable (default disable)
Rev. 1.00
25
November 6, 2009
HT82D22R/HT82D22A
Application Circuits
Crystal for Multiple I/O Applications
Note:
The resistance and capacitance for the reset circuit should be designed in such a way as to ensure that the
VDD is stable and remains within a valid operating voltage range before bringing RES to high.
Components with * are used for EMC issue.
Rev. 1.00
26
November 6, 2009
HT82D22R/HT82D22A
Instruction Set
subtract instruction mnemonics to enable the necessary
arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for
subtraction. The increment and decrement instructions
INC, INCA, DEC and DECA provide a simple means of
increasing or decreasing by a value of one of the values
in the destination specified.
Introduction
C e n t ra l t o t he s uc c es s f ul oper a t i on o f a n y
microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to
perform certain operations. In the case of Holtek
microcontrollers, a comprehensive and flexible set of
over 60 instructions is provided to enable programmers
to implement their application with the minimum of programming overheads.
Logical and Rotate Operations
For easier understanding of the various instruction
codes, they have been subdivided into several functional groupings.
The standard logical operations such as AND, OR, XOR
and CPL all have their own instruction within the Holtek
microcontroller instruction set. As with the case of most
instructions involving data manipulation, data must pass
through the Accumulator which may involve additional
programming steps. In all logical data operations, the
zero flag may be set if the result of the operation is zero.
Another form of logical data manipulation comes from
the rotate instructions such as RR, RL, RRC and RLC
which provide a simple means of rotating one bit right or
left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for
serial port programming applications where data can be
rotated from an internal register into the Carry bit from
where it can be examined and the necessary serial bit
set high or low. Another application where rotate data
operations are used is to implement multiplication and
division calculations.
Instruction Timing
Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are
required. One instruction cycle is equal to 4 system
clock cycles, therefore in the case of an 8MHz system
oscillator, most instructions would be implemented
within 0.5ms and branch or call instructions would be implemented within 1ms. Although instructions which require one more cycle to implement are generally limited
to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions
which involve manipulation of the Program Counter Low
register or PCL will also take one more cycle to implement. As instructions which change the contents of the
PCL will imply a direct jump to that new address, one
more cycle will be required. Examples of such instructions would be ²CLR PCL² or ²MOV PCL, A². For the
case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then
this will also take one more cycle, if no skip is involved
then only one cycle is required.
Branches and Control Transfer
Program branching takes the form of either jumps to
specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the
sense that in the case of a subroutine call, the program
must return to the instruction immediately when the subroutine has been carried out. This is done by placing a
return instruction RET in the subroutine which will cause
the program to jump back to the address right after the
CALL instruction. In the case of a JMP instruction, the
program simply jumps to the desired location. There is
no requirement to jump back to the original jumping off
point as in the case of the CALL instruction. One special
and extremely useful set of branch instructions are the
conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program
will continue with the next instruction or skip over it and
jump to the following instruction. These instructions are
the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.
Moving and Transferring Data
The transfer of data within the microcontroller program
is one of the most frequently used operations. Making
use of three kinds of MOV instructions, data can be
transferred from registers to the Accumulator and
vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most
important data transfer applications is to receive data
from the input ports and transfer data to the output ports.
Arithmetic Operations
The ability to perform certain arithmetic operations and
data manipulation is a necessary feature of most
microcontroller applications. Within the Holtek
microcontroller instruction set are a range of add and
Rev. 1.00
27
November 6, 2009
HT82D22R/HT82D22A
Bit Operations
Other Operations
The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek
microcontrollers. This feature is especially useful for
output port bit programming where individual bits or port
pins can be directly set high or low using either the ²SET
[m].i² or ²CLR [m].i² instructions respectively. The feature removes the need for programmers to first read the
8-bit output port, manipulate the input data to ensure
that other bits are not changed and then output the port
with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.
In addition to the above functional instructions, a range
of other instructions also exist such as the ²HALT² instruction for Power-down operations and instructions to
control the operation of the Watchdog Timer for reliable
program operations under extreme electric or electromagnetic environments. For their relevant operations,
refer to the functional related sections.
Instruction Set Summary
The following table depicts a summary of the instruction
set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.
Table Read Operations
Table conventions:
Data storage is normally implemented by using registers. However, when working with large amounts of
fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an
area of Program Memory to be setup as a table where
data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be
referenced and retrieved from the Program Memory.
Mnemonic
x: Bits immediate data
m: Data Memory address
A: Accumulator
i: 0~7 number of bits
addr: Program memory address
Description
Cycles
Flag Affected
1
1Note
1
1
1Note
1
1
1Note
1
1Note
1Note
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
Z, C, AC, OV
C
1
1
1
1Note
1Note
1Note
1
1
1
1Note
1
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
1
1Note
1
1Note
Z
Z
Z
Z
Arithmetic
ADD A,[m]
ADDM A,[m]
ADD A,x
ADC A,[m]
ADCM A,[m]
SUB A,x
SUB A,[m]
SUBM A,[m]
SBC A,[m]
SBCM A,[m]
DAA [m]
Add Data Memory to ACC
Add ACC to Data Memory
Add immediate data to ACC
Add Data Memory to ACC with Carry
Add ACC to Data memory with Carry
Subtract immediate data from the ACC
Subtract Data Memory from ACC
Subtract Data Memory from ACC with result in Data Memory
Subtract Data Memory from ACC with Carry
Subtract Data Memory from ACC with Carry, result in Data Memory
Decimal adjust ACC for Addition with result in Data Memory
Logic Operation
AND A,[m]
OR A,[m]
XOR A,[m]
ANDM A,[m]
ORM A,[m]
XORM A,[m]
AND A,x
OR A,x
XOR A,x
CPL [m]
CPLA [m]
Logical AND Data Memory to ACC
Logical OR Data Memory to ACC
Logical XOR Data Memory to ACC
Logical AND ACC to Data Memory
Logical OR ACC to Data Memory
Logical XOR ACC to Data Memory
Logical AND immediate Data to ACC
Logical OR immediate Data to ACC
Logical XOR immediate Data to ACC
Complement Data Memory
Complement Data Memory with result in ACC
Increment & Decrement
INCA [m]
INC [m]
DECA [m]
DEC [m]
Rev. 1.00
Increment Data Memory with result in ACC
Increment Data Memory
Decrement Data Memory with result in ACC
Decrement Data Memory
28
November 6, 2009
HT82D22R/HT82D22A
Mnemonic
Description
Cycles
Flag Affected
Rotate Data Memory right with result in ACC
Rotate Data Memory right
Rotate Data Memory right through Carry with result in ACC
Rotate Data Memory right through Carry
Rotate Data Memory left with result in ACC
Rotate Data Memory left
Rotate Data Memory left through Carry with result in ACC
Rotate Data Memory left through Carry
1
1Note
1
1Note
1
1Note
1
1Note
None
None
C
C
None
None
C
C
Move Data Memory to ACC
Move ACC to Data Memory
Move immediate data to ACC
1
1Note
1
None
None
None
Clear bit of Data Memory
Set bit of Data Memory
1Note
1Note
None
None
Jump unconditionally
Skip if Data Memory is zero
Skip if Data Memory is zero with data movement to ACC
Skip if bit i of Data Memory is zero
Skip if bit i of Data Memory is not zero
Skip if increment Data Memory is zero
Skip if decrement Data Memory is zero
Skip if increment Data Memory is zero with result in ACC
Skip if decrement Data Memory is zero with result in ACC
Subroutine call
Return from subroutine
Return from subroutine and load immediate data to ACC
Return from interrupt
2
1Note
1note
1Note
1Note
1Note
1Note
1Note
1Note
2
2
2
2
None
None
None
None
None
None
None
None
None
None
None
None
None
Read table (current page) to TBLH and Data Memory
Read table (last page) to TBLH and Data Memory
2Note
2Note
None
None
No operation
Clear Data Memory
Set Data Memory
Clear Watchdog Timer
Pre-clear Watchdog Timer
Pre-clear Watchdog Timer
Swap nibbles of Data Memory
Swap nibbles of Data Memory with result in ACC
Enter power down mode
1
1Note
1Note
1
1
1
1Note
1
1
None
None
None
TO, PDF
TO, PDF
TO, PDF
None
None
TO, PDF
Rotate
RRA [m]
RR [m]
RRCA [m]
RRC [m]
RLA [m]
RL [m]
RLCA [m]
RLC [m]
Data Move
MOV A,[m]
MOV [m],A
MOV A,x
Bit Operation
CLR [m].i
SET [m].i
Branch
JMP addr
SZ [m]
SZA [m]
SZ [m].i
SNZ [m].i
SIZ [m]
SDZ [m]
SIZA [m]
SDZA [m]
CALL addr
RET
RET A,x
RETI
Table Read
TABRDC [m]
TABRDL [m]
Miscellaneous
NOP
CLR [m]
SET [m]
CLR WDT
CLR WDT1
CLR WDT2
SWAP [m]
SWAPA [m]
HALT
Note:
1. For skip instructions, if the result of the comparison involves a skip then two cycles are required,
if no skip takes place only one cycle is required.
2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
3. For the ²CLR WDT1² and ²CLR WDT2² instructions the TO and PDF flags may be affected by
the execution status. The TO and PDF flags are cleared after both ²CLR WDT1² and
²CLR WDT2² instructions are consecutively executed. Otherwise the TO and PDF flags
remain unchanged.
Rev. 1.00
29
November 6, 2009
HT82D22R/HT82D22A
Instruction Definition
ADC A,[m]
Add Data Memory to ACC with Carry
Description
The contents of the specified Data Memory, Accumulator and the carry flag are added. The
result is stored in the Accumulator.
Operation
ACC ¬ ACC + [m] + C
Affected flag(s)
OV, Z, AC, C
ADCM A,[m]
Add ACC to Data Memory with Carry
Description
The contents of the specified Data Memory, Accumulator and the carry flag are added. The
result is stored in the specified Data Memory.
Operation
[m] ¬ ACC + [m] + C
Affected flag(s)
OV, Z, AC, C
ADD A,[m]
Add Data Memory to ACC
Description
The contents of the specified Data Memory and the Accumulator are added. The result is
stored in the Accumulator.
Operation
ACC ¬ ACC + [m]
Affected flag(s)
OV, Z, AC, C
ADD A,x
Add immediate data to ACC
Description
The contents of the Accumulator and the specified immediate data are added. The result is
stored in the Accumulator.
Operation
ACC ¬ ACC + x
Affected flag(s)
OV, Z, AC, C
ADDM A,[m]
Add ACC to Data Memory
Description
The contents of the specified Data Memory and the Accumulator are added. The result is
stored in the specified Data Memory.
Operation
[m] ¬ ACC + [m]
Affected flag(s)
OV, Z, AC, C
AND A,[m]
Logical AND Data Memory to ACC
Description
Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²AND² [m]
Affected flag(s)
Z
AND A,x
Logical AND immediate data to ACC
Description
Data in the Accumulator and the specified immediate data perform a bitwise logical AND
operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²AND² x
Affected flag(s)
Z
ANDM A,[m]
Logical AND ACC to Data Memory
Description
Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.
Operation
[m] ¬ ACC ²AND² [m]
Affected flag(s)
Z
Rev. 1.00
30
November 6, 2009
HT82D22R/HT82D22A
CALL addr
Subroutine call
Description
Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the
stack. The specified address is then loaded and the program continues execution from this
new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation
Stack ¬ Program Counter + 1
Program Counter ¬ addr
Affected flag(s)
None
CLR [m]
Clear Data Memory
Description
Each bit of the specified Data Memory is cleared to 0.
Operation
[m] ¬ 00H
Affected flag(s)
None
CLR [m].i
Clear bit of Data Memory
Description
Bit i of the specified Data Memory is cleared to 0.
Operation
[m].i ¬ 0
Affected flag(s)
None
CLR WDT
Clear Watchdog Timer
Description
The TO, PDF flags and the WDT are all cleared.
Operation
WDT cleared
TO ¬ 0
PDF ¬ 0
Affected flag(s)
TO, PDF
CLR WDT1
Pre-clear Watchdog Timer
Description
The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no
effect.
Operation
WDT cleared
TO ¬ 0
PDF ¬ 0
Affected flag(s)
TO, PDF
CLR WDT2
Pre-clear Watchdog Timer
Description
The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no
effect.
Operation
WDT cleared
TO ¬ 0
PDF ¬ 0
Affected flag(s)
TO, PDF
Rev. 1.00
31
November 6, 2009
HT82D22R/HT82D22A
CPL [m]
Complement Data Memory
Description
Each bit of the specified Data Memory is logically complemented (1¢s complement). Bits
which previously contained a 1 are changed to 0 and vice versa.
Operation
[m] ¬ [m]
Affected flag(s)
Z
CPLA [m]
Complement Data Memory with result in ACC
Description
Each bit of the specified Data Memory is logically complemented (1¢s complement). Bits
which previously contained a 1 are changed to 0 and vice versa. The complemented result
is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC ¬ [m]
Affected flag(s)
Z
DAA [m]
Decimal-Adjust ACC for addition with result in Data Memory
Description
Convert the contents of the Accumulator value to a BCD ( Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or
if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble
remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of
6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C
flag may be affected by this instruction which indicates that if the original BCD sum is
greater than 100, it allows multiple precision decimal addition.
Operation
[m] ¬ ACC + 00H or
[m] ¬ ACC + 06H or
[m] ¬ ACC + 60H or
[m] ¬ ACC + 66H
Affected flag(s)
C
DEC [m]
Decrement Data Memory
Description
Data in the specified Data Memory is decremented by 1.
Operation
[m] ¬ [m] - 1
Affected flag(s)
Z
DECA [m]
Decrement Data Memory with result in ACC
Description
Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation
ACC ¬ [m] - 1
Affected flag(s)
Z
HALT
Enter power down mode
Description
This instruction stops the program execution and turns off the system clock. The contents
of the Data Memory and registers are retained. The WDT and prescaler are cleared. The
power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation
TO ¬ 0
PDF ¬ 1
Affected flag(s)
TO, PDF
Rev. 1.00
32
November 6, 2009
HT82D22R/HT82D22A
INC [m]
Increment Data Memory
Description
Data in the specified Data Memory is incremented by 1.
Operation
[m] ¬ [m] + 1
Affected flag(s)
Z
INCA [m]
Increment Data Memory with result in ACC
Description
Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation
ACC ¬ [m] + 1
Affected flag(s)
Z
JMP addr
Jump unconditionally
Description
The contents of the Program Counter are replaced with the specified address. Program
execution then continues from this new address. As this requires the insertion of a dummy
instruction while the new address is loaded, it is a two cycle instruction.
Operation
Program Counter ¬ addr
Affected flag(s)
None
MOV A,[m]
Move Data Memory to ACC
Description
The contents of the specified Data Memory are copied to the Accumulator.
Operation
ACC ¬ [m]
Affected flag(s)
None
MOV A,x
Move immediate data to ACC
Description
The immediate data specified is loaded into the Accumulator.
Operation
ACC ¬ x
Affected flag(s)
None
MOV [m],A
Move ACC to Data Memory
Description
The contents of the Accumulator are copied to the specified Data Memory.
Operation
[m] ¬ ACC
Affected flag(s)
None
NOP
No operation
Description
No operation is performed. Execution continues with the next instruction.
Operation
No operation
Affected flag(s)
None
OR A,[m]
Logical OR Data Memory to ACC
Description
Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²OR² [m]
Affected flag(s)
Z
Rev. 1.00
33
November 6, 2009
HT82D22R/HT82D22A
OR A,x
Logical OR immediate data to ACC
Description
Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²OR² x
Affected flag(s)
Z
ORM A,[m]
Logical OR ACC to Data Memory
Description
Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation
[m] ¬ ACC ²OR² [m]
Affected flag(s)
Z
RET
Return from subroutine
Description
The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation
Program Counter ¬ Stack
Affected flag(s)
None
RET A,x
Return from subroutine and load immediate data to ACC
Description
The Program Counter is restored from the stack and the Accumulator loaded with the
specified immediate data. Program execution continues at the restored address.
Operation
Program Counter ¬ Stack
ACC ¬ x
Affected flag(s)
None
RETI
Return from interrupt
Description
The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending
when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation
Program Counter ¬ Stack
EMI ¬ 1
Affected flag(s)
None
RL [m]
Rotate Data Memory left
Description
The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit
0.
Operation
[m].(i+1) ¬ [m].i; (i = 0~6)
[m].0 ¬ [m].7
Affected flag(s)
None
RLA [m]
Rotate Data Memory left with result in ACC
Description
The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit
0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC.(i+1) ¬ [m].i; (i = 0~6)
ACC.0 ¬ [m].7
Affected flag(s)
None
Rev. 1.00
34
November 6, 2009
HT82D22R/HT82D22A
RLC [m]
Rotate Data Memory left through Carry
Description
The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7
replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation
[m].(i+1) ¬ [m].i; (i = 0~6)
[m].0 ¬ C
C ¬ [m].7
Affected flag(s)
C
RLCA [m]
Rotate Data Memory left through Carry with result in ACC
Description
Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces
the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in
the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC.(i+1) ¬ [m].i; (i = 0~6)
ACC.0 ¬ C
C ¬ [m].7
Affected flag(s)
C
RR [m]
Rotate Data Memory right
Description
The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into
bit 7.
Operation
[m].i ¬ [m].(i+1); (i = 0~6)
[m].7 ¬ [m].0
Affected flag(s)
None
RRA [m]
Rotate Data Memory right with result in ACC
Description
Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data
Memory remain unchanged.
Operation
ACC.i ¬ [m].(i+1); (i = 0~6)
ACC.7 ¬ [m].0
Affected flag(s)
None
RRC [m]
Rotate Data Memory right through Carry
Description
The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0
replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation
[m].i ¬ [m].(i+1); (i = 0~6)
[m].7 ¬ C
C ¬ [m].0
Affected flag(s)
C
RRCA [m]
Rotate Data Memory right through Carry with result in ACC
Description
Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is
stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation
ACC.i ¬ [m].(i+1); (i = 0~6)
ACC.7 ¬ C
C ¬ [m].0
Affected flag(s)
C
Rev. 1.00
35
November 6, 2009
HT82D22R/HT82D22A
SBC A,[m]
Subtract Data Memory from ACC with Carry
Description
The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result
of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or
zero, the C flag will be set to 1.
Operation
ACC ¬ ACC - [m] - C
Affected flag(s)
OV, Z, AC, C
SBCM A,[m]
Subtract Data Memory from ACC with Carry and result in Data Memory
Description
The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is
positive or zero, the C flag will be set to 1.
Operation
[m] ¬ ACC - [m] - C
Affected flag(s)
OV, Z, AC, C
SDZ [m]
Skip if decrement Data Memory is 0
Description
The contents of the specified Data Memory are first decremented by 1. If the result is 0 the
following instruction is skipped. As this requires the insertion of a dummy instruction while
the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program
proceeds with the following instruction.
Operation
[m] ¬ [m] - 1
Skip if [m] = 0
Affected flag(s)
None
SDZA [m]
Skip if decrement Data Memory is zero with result in ACC
Description
The contents of the specified Data Memory are first decremented by 1. If the result is 0, the
following instruction is skipped. The result is stored in the Accumulator but the specified
Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not
0, the program proceeds with the following instruction.
Operation
ACC ¬ [m] - 1
Skip if ACC = 0
Affected flag(s)
None
SET [m]
Set Data Memory
Description
Each bit of the specified Data Memory is set to 1.
Operation
[m] ¬ FFH
Affected flag(s)
None
SET [m].i
Set bit of Data Memory
Description
Bit i of the specified Data Memory is set to 1.
Operation
[m].i ¬ 1
Affected flag(s)
None
Rev. 1.00
36
November 6, 2009
HT82D22R/HT82D22A
SIZ [m]
Skip if increment Data Memory is 0
Description
The contents of the specified Data Memory are first incremented by 1. If the result is 0, the
following instruction is skipped. As this requires the insertion of a dummy instruction while
the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program
proceeds with the following instruction.
Operation
[m] ¬ [m] + 1
Skip if [m] = 0
Affected flag(s)
None
SIZA [m]
Skip if increment Data Memory is zero with result in ACC
Description
The contents of the specified Data Memory are first incremented by 1. If the result is 0, the
following instruction is skipped. The result is stored in the Accumulator but the specified
Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not
0 the program proceeds with the following instruction.
Operation
ACC ¬ [m] + 1
Skip if ACC = 0
Affected flag(s)
None
SNZ [m].i
Skip if bit i of Data Memory is not 0
Description
If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two
cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation
Skip if [m].i ¹ 0
Affected flag(s)
None
SUB A,[m]
Subtract Data Memory from ACC
Description
The specified Data Memory is subtracted from the contents of the Accumulator. The result
is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will
be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation
ACC ¬ ACC - [m]
Affected flag(s)
OV, Z, AC, C
SUBM A,[m]
Subtract Data Memory from ACC with result in Data Memory
Description
The specified Data Memory is subtracted from the contents of the Accumulator. The result
is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will
be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation
[m] ¬ ACC - [m]
Affected flag(s)
OV, Z, AC, C
SUB A,x
Subtract immediate data from ACC
Description
The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will
be set to 1.
Operation
ACC ¬ ACC - x
Affected flag(s)
OV, Z, AC, C
Rev. 1.00
37
November 6, 2009
HT82D22R/HT82D22A
SWAP [m]
Swap nibbles of Data Memory
Description
The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation
[m].3~[m].0 « [m].7 ~ [m].4
Affected flag(s)
None
SWAPA [m]
Swap nibbles of Data Memory with result in ACC
Description
The low-order and high-order nibbles of the specified Data Memory are interchanged. The
result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation
ACC.3 ~ ACC.0 ¬ [m].7 ~ [m].4
ACC.7 ~ ACC.4 ¬ [m].3 ~ [m].0
Affected flag(s)
None
SZ [m]
Skip if Data Memory is 0
Description
If the contents of the specified Data Memory is 0, the following instruction is skipped. As
this requires the insertion of a dummy instruction while the next instruction is fetched, it is a
two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation
Skip if [m] = 0
Affected flag(s)
None
SZA [m]
Skip if Data Memory is 0 with data movement to ACC
Description
The contents of the specified Data Memory are copied to the Accumulator. If the value is
zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the
program proceeds with the following instruction.
Operation
ACC ¬ [m]
Skip if [m] = 0
Affected flag(s)
None
SZ [m].i
Skip if bit i of Data Memory is 0
Description
If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two
cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation
Skip if [m].i = 0
Affected flag(s)
None
TABRDC [m]
Read table (current page) to TBLH and Data Memory
Description
The low byte of the program code (current page) addressed by the table pointer (TBLP) is
moved to the specified Data Memory and the high byte moved to TBLH.
Operation
[m] ¬ program code (low byte)
TBLH ¬ program code (high byte)
Affected flag(s)
None
TABRDL [m]
Read table (last page) to TBLH and Data Memory
Description
The low byte of the program code (last page) addressed by the table pointer (TBLP) is
moved to the specified Data Memory and the high byte moved to TBLH.
Operation
[m] ¬ program code (low byte)
TBLH ¬ program code (high byte)
Affected flag(s)
None
Rev. 1.00
38
November 6, 2009
HT82D22R/HT82D22A
XOR A,[m]
Logical XOR Data Memory to ACC
Description
Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²XOR² [m]
Affected flag(s)
Z
XORM A,[m]
Logical XOR ACC to Data Memory
Description
Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation
[m] ¬ ACC ²XOR² [m]
Affected flag(s)
Z
XOR A,x
Logical XOR immediate data to ACC
Description
Data in the Accumulator and the specified immediate data perform a bitwise logical XOR
operation. The result is stored in the Accumulator.
Operation
ACC ¬ ACC ²XOR² x
Affected flag(s)
Z
Rev. 1.00
39
November 6, 2009
HT82D22R/HT82D22A
Package Information
SAW Type 48-pin (7mm´7mm) QFN Outline Dimensions
D
D 2
3 7
b
4 8
1
3 6
E
E 2
e
2 5
A 1
A 3
1 2
2 4
L
1 3
K
A
Symbol
Nom.
Max.
A
0.028
¾
0.031
A1
0.000
¾
0.002
A3
¾
0.008
¾
b
0.007
¾
0.012
D
¾
0.276
¾
E
¾
0.276
¾
e
¾
0.020
¾
D2
0.177
¾
0.227
E2
0.177
¾
0.227
L
0.012
¾
0.020
K
0.008
¾
¾
Symbol
Rev. 1.00
Dimensions in inch
Min.
Dimensions in mm
Min.
Nom.
Max.
A
0.70
¾
0.80
A1
0.00
¾
0.05
A3
¾
0.203
¾
b
0.18
¾
0.30
D
¾
7.00
¾
E
¾
7.00
¾
e
¾
0.50
¾
D2
4.50
¾
5.76
E2
4.50
¾
5.76
L
0.30
¾
0.50
K
0.20
¾
¾
40
November 6, 2009
HT82D22R/HT82D22A
Holtek Semiconductor Inc. (Headquarters)
No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan
Tel: 886-3-563-1999
Fax: 886-3-563-1189
http://www.holtek.com.tw
Holtek Semiconductor Inc. (Taipei Sales Office)
4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan
Tel: 886-2-2655-7070
Fax: 886-2-2655-7373
Fax: 886-2-2655-7383 (International sales hotline)
Holtek Semiconductor Inc. (Shenzhen Sales Office)
5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057
Tel: 86-755-8616-9908, 86-755-8616-9308
Fax: 86-755-8616-9722
Holtek Semiconductor (USA), Inc. (North America Sales Office)
46729 Fremont Blvd., Fremont, CA 94538
Tel: 1-510-252-9880
Fax: 1-510-252-9885
http://www.holtek.com
Copyright Ó 2009 by HOLTEK SEMICONDUCTOR INC.
The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used
solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable
without further modification, nor recommends the use of its products for application that may present a risk to human life
due to malfunction or otherwise. Holtek¢s products are not authorized for use as critical components in life support devices
or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information,
please visit our web site at http://www.holtek.com.tw.
Rev. 1.00
41
November 6, 2009