AK5365 Data Sheet

[AK5365]
AK5365
24-Bit 96kHz ΔΣ ADC with Selector/PGA/ALC
GENERAL DESCRIPTION
AK5365 is a high-performance 24-bit, 96kHz sampling ADC for consumer audio and digital recording
applications. Thanks to AKM’s Enhanced Dual-Bit modulator architecture, this analog-to-digital converter
has an impressive dynamic range of 103dB with a high level of integration. The AK5365 has a 5-channel
stereo input selector, an input Programmable Gain Amplifier with an ALC function. All this integration with
high-performance makes the AK5365 well suited for CD and DVD recording systems.
FEATURES
1. 24bit Stereo ADC
• 5ch Stereo Inputs Selector
• Input PGA from +12dB to 0dB, 0.5dB Step
• Auto Level Control (ALC) Circuit
• Digital HPF for offset cancellation (fc=1.0Hz@fs=48kHz)
• Digital Attenuator
• Soft Mute
• Single-end Inputs
• S/(N+D) : 94dB
• DR, S/N : 103dB
• Audio I/F Format : 24bit MSB justified, I2S
2. 3-wire Serial μP Interface / I2C-Bus
3. Master / Slave Mode
4. Master Clock : 256fs/384fs/512fs
5. Sampling Rate : 32kHz to 96kHz
6. Power Supply
• AVDD: 4.75 ∼ 5.25V (typ. 5.0V)
• DVDD: 3.0 ∼ 5.25V (typ. 3.3V)
7. Power Supply Current : 27mA
8. Ta = -40 ∼ 85°C
9. Package : 44pin LQFP
MS0164-E-02
2012/12
-1-
[AK5365]
„ Block Diagram
M/S
LOPIN
LOUT
SEL2 SEL1 SEL0
PDN
ALC
CTRL
IPGAL
LIN1
AVDD
LIN2
AVSS
LIN3
DVDD
DVSS
LIN4
Pre-Amp
IPGA
(ALC)
LIN5
LRCK
RIN1
ADC
HPF
DATT
Audio I/F
Controller
BICK
MCLK
RIN2
SDTO
Pre-Amp
RIN3
RIN4
Control Register
I/F
IPGA
(ALC)
VCOM
RIN5
ROPIN
ROUT
IPGAR
SMUTE
CSN CCLK CDTI
CAD1 SCL SDA
Block diagram
MS0164-E-02
2012/12
-2-
[AK5365]
„ Ordering Guide
−40 ∼ +85°C
44pin LQFP (0.8mm pitch)
Evaluation Board for AK5365
AK5365VQ
AKD5365
CTRL
M/S
RIN1
TEST5
RIN2
TEST6
RIN3
TEST7
RIN4
TEST8
RIN5
„ Pin Layout
44 43 42 41 40 39 38 37 36 35 34
LIN5
1
33
CSN/CAD1
TEST1
2
32
CCLK/SCL
LIN4
3
31
CDTI/SDA
TEST2
4
30
SEL2
LIN3
5
29
SEL1
TEST3
6
28
SEL0
LIN2
7
27
SMUTE
TEST4
8
26
ALC
LIN1
9
25
PDN
LOPIN
10
24
MCLK
LOUT
11
23
LRCK
AK5365VQ
Top View
MS0164-E-02
BICK
SDTO
DVDD
DVSS
VCOM
AVSS
AVDD
ROPIN
ROUT
IPGAR
IPGAL
12 13 14 15 16 17 18 19 20 21 22
2012/12
-3-
[AK5365]
PIN/FUNCTION
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
Pin Name
LIN5
TEST1
LIN4
TEST2
LIN3
TEST3
LIN2
TEST4
LIN1
LOPIN
LOUT
IPGAL
IPGAR
ROUT
ROPIN
AVDD
AVSS
I/O
I
I
I
I
I
I
I
I
I
I
O
I
I
O
I
-
18
VCOM
O
19
20
21
22
DVSS
DVDD
SDTO
BICK
O
I/O
Function
Lch Analog Input 5 Pin
Test 1 Pin (Connected to AVSS)
Lch Analog Input 4 Pin
Test 2 Pin (Connected to AVSS)
Lch Analog Input 3 Pin
Test 3 Pin (Connected to AVSS)
Lch Analog Input 2 Pin
Test 4 Pin (Connected to AVSS)
Lch Analog Input 1 Pin
Lch Feed Back Resistor Input Pin
Lch Feed Back Resistor Output Pin
Lch IPGA Input Pin
Rch IPGA Input Pin
Rch Feed Back Resistor Output Pin
Rch Feed Back Resistor Input Pin
Analog Power Supply Pin, 4.75 ∼ 5.25V
Analog Ground Pin
Common Voltage Output Pin, AVDD/2
Bias voltage of ADC input.
Digital Ground Pin
Digital Power Supply Pin, 3.0 ∼ 5.25V
Audio Serial Data Output Pin
Audio Serial Data Clock Pin
Note: All digital input pins except pull-down pins should not be left floating.
Note: TEST1, TEST2, TEST3 and TEST4 pins should be connected to AVSS.
MS0164-E-02
2012/12
-4-
[AK5365]
No.
23
24
Pin Name
LRCK
MCLK
25
PDN
I
26
ALC
I
27
SMUTE
I
28
29
30
SEL0
SEL1
SEL2
CDTI
SDA
CCLK
SCL
CSN
CAD1
I
I
I
I
I/O
I
I
I
I
34
CTRL
I
35
M/S
I
36
37
38
39
40
41
42
43
44
RIN1
TEST5
RIN2
TEST6
RIN3
TEST7
RIN4
TEST8
RIN5
I
I
I
I
I
I
I
I
I
31
32
33
I/O
I/O
I
Function
Output Channel Clock Pin
Master Clock Input Pin
Power-Down Mode Pin
“H”: Power up, “L”: Power down reset and initializes the control register.
ALC Enable Pin
(Internal Pull-down Pin, typ. 100kΩ)
“H” : ALC Enable, “L” : ALC Disable
Soft Mute Pin
(Internal Pull-down Pin, typ. 100kΩ)
“H” : Soft Mute, “L” : Normal Operation
Input Selector 0 Pin
Input Selector 1 Pin
Input Selector 2 Pin
Control Data Input Pin in 3-wire Control
(CTRL pin = “L”)
(CTRL pin = “H”)
Control Data Input / Output Pin in I2C Control
Control Data Clock Pin in 3-wire Control
(CTRL pin = “L”)
(CTRL pin = “H”)
Control Data Clock Pin in I2C Control
Chip Select Pin in 3-wire Control
(CTRL pin = “L”)
(CTRL pin = “H”)
Chip Address 1 Select Pin in I2C Control
Control Mode Pin
“H” : I2C Control & I2S Compatible, “L” : 3-wire Control
Master / Slave Mode Pin
“H” : Master Mode, “L” : Slave Mode
Rch Analog Input 1 Pin
Test 5 Pin (Connected to AVSS)
Rch Analog Input 2 Pin
Test 6 Pin (Connected to AVSS)
Rch Analog Input 3 Pin
Test 7 Pin (Connected to AVSS)
Rch Analog Input 4 Pin
Test 8 Pin (Connected to AVSS)
Rch Analog Input 5 Pin
Note: All digital input pins except pull-down pins should not be left floating.
Note: TEST5, TEST6, TEST7 and TEST8 pins should be connected to AVSS.
MS0164-E-02
2012/12
-5-
[AK5365]
ABSOLUTE MAXIMUM RATINGS
(AVSS=DVSS=0V; Note 1)
Parameter
Analog
Power Supplies:
Digital
|AVSS – DVSS|
(Note 2)
Input Current, Any Pin Except Supplies
Analog Input Voltage
(VREF, LIN1-5, RIN1-5, LOPIN, ROPIN, IPGAL, IPGAR pins)
Digital Input Voltage (All digital input pins)
Ambient Temperature (powered applied)
Storage Temperature
Symbol
AVDD
DVDD
ΔGND
IIN
min
−0.3
−0.3
-
max
6.0
6.0
0.3
±10
Unit
V
V
V
mA
VINA
−0.3
AVDD+0.3
V
VIND
Ta
Tstg
−0.3
−40
−65
DVDD+0.3
85
150
V
°C
°C
Note 1. All voltages with respect to ground.
Note 2. AVSS and DVSS must be connected to the same analog ground plane.
WARNING: Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.
RECOMMENDED OPERATING CONDITIONS
(AVSS=DVSS=0V; Note 1)
Parameter
Power Supplies
Analog
(Note 3)
Digital
Symbol
AVDD
DVDD
min
4.75
3.0
typ
5.0
3.3
max
5.25
AVDD
Unit
V
V
Note 1. All voltages with respect to ground.
Note 3. The power up sequence between AVDD and DVDD is not critical.
WARNING: AKM assumes no responsibility for the usage beyond the conditions in this datasheet.
MS0164-E-02
2012/12
-6-
[AK5365]
ANALOG CHARACTERISTICS
(Ta=25°C; AVDD=5.0V, DVDD=3.3V; AVSS=DVSS=0V; fs=48kHz, 96kHz; BICK=64fs; Signal Frequency=1kHz;
24bit Data; Measurement frequency=20Hz ∼ 20kHz at fs=48kHz, 40Hz ∼ 40kHz at fs=96kHz; unless otherwise
specified)
Parameter
min
typ
max
Unit
Pre-Amp Characteristics:
Feedback Resistance
10
50
kΩ
S/(N+D)
(Note 4)
100
dB
S/N (A-weighted)
108
dB
Load Resistance
(Note 5)
6.3
kΩ
Load Capacitance
20
pF
Input PGA Characteristics:
Input Voltage
(Note 6)
0.9
1
1.1
Vrms
Input Resistance
(Note 7)
6.3
10
15
kΩ
Step Size
0.2
0.5
0.8
dB
Gain Control Range
ALC = OFF
0
+12
dB
ALC = ON
−9.5
+12
dB
ADC Analog Input Characteristics: IPGA=0dB, ALC = OFF
(Note 8)
Resolution
24
Bits
S/(N+D)
(−0.5dBFS)
fs=48kHz
84
94
dB
fs=96kHz
82
92
dB
DR
(−60dBFS)
fs=48kHz, A-weighted
96
103
dB
fs=96kHz
89
99
dB
S/N
fs=48kHz, A-weighted
96
103
dB
fs=96kHz
89
99
dB
Interchannel Isolation
(Note 9)
90
110
dB
Interchannel Gain Mismatch
0.2
0.5
dB
Gain Drift
100
ppm/°C
Power Supply Rejection
(Note 10)
50
dB
Power Supplies
Power Supply Current
Normal Operation (PDN pin = “H”)
mA
35
23
AVDD
mA
8
4
DVDD
(fs=48kHz)
mA
16
8
(fs=96kHz)
Power-down mode (PDN pin = “L”)
(Note 11)
μA
100
10
AVDD
μA
100
10
DVDD
Note 4. This value is measured at LOUT and ROUT pins using the circuit as shown in Figure 24.
The input signal voltage is 2Vrms.
Note 5. This value is the input impedance of an external device that the LOUT and ROUT pins can drive, when a device
is
connected with LOUT and ROUT pin externally. The feedback resistor (min. 10kΩ) that it is usually connected
with the LOUT/ROUT pins, and the value of input impedance (min. 6.3kΩ) of the IPGAL/R pins are not
included.
Note 6. Full scale (0dB) of the input voltage at ALC=OFF and IPGA=0dB.
Input voltage to IPGAL and IPGAR pins is proportional to AVDD voltage. Vin = 0.2 x AVDD (Vrms).
Note 7. This value is input impedance of the IPGAL and IPGAR pins.
Note 8. This value is measured via the following path. Pre-Amp → IPGA (Gain : 0dB) → ADC.
The measurement circuit is Figure 24.
Note 9. This value is the interchannel isolation between all the channels of the LIN1-5 and RIN1-5 when the applied input
signal causes the Pre-Amp output to equal IPGA input.
Note 10. PSR is applied to AVDD and DVDD with 1kHz, 50mVpp.
MS0164-E-02
2012/12
-7-
[AK5365]
Note 11. All digital input pins are held DVDD or DVSS.
MS0164-E-02
2012/12
-8-
[AK5365]
FILTER CHARACTERISTICS (fs=48kHz)
(Ta=−40 ∼ 85°C; AVDD=4.75 ∼ 5.25V; DVDD=3.0 ∼ 5.25V; fs=48kHz)
Parameter
Symbol
min
typ
ADC Digital Filter (Decimation LPF):
Passband
(Note 12) −0.005dB
PB
0
−0.02dB
21.768
−0.06dB
22.0
−6.0dB
24.0
Stopband
SB
26.5
Passband Ripple
PR
Stopband Attenuation
SA
80
Group Delay
(Note 13)
GD
29.6
Group Delay Distortion
ΔGD
0
ADC Digital Filter (HPF):
Frequency Response (Note 12) −3dB
FR
1.0
−0.5dB
2.9
−0.1dB
6.5
max
Unit
21.5
-
kHz
kHz
kHz
kHz
kHz
dB
dB
1/fs
μs
±0.005
Hz
Hz
Hz
Note 12. The passband and stopband frequencies scale with fs. For example, 21.768kHz at −0.02dB is 0.454 x fs.
Note 13. The calculated delay time induced by digital filtering. This time is from the input of an analog signal
to the setting of 24bit data both channels to the ADC output register for ADC.
FILTER CHARACTERISTICS (fs=96kHz)
(Ta=−40 ∼ 85°C; AVDD=4.75 ∼ 5.25V; DVDD=3.0 ∼ 5.25V; fs=96kHz)
Parameter
Symbol
min
typ
ADC Digital Filter (Decimation LPF):
Passband
(Note 14) −0.005dB
PB
0
−0.02dB
43.536
−0.06dB
44.0
−6.0dB
48.0
Stopband
SB
53.0
Passband Ripple
PR
Stopband Attenuation
SA
80
Group Delay
(Note 15)
GD
29.6
Group Delay Distortion
ΔGD
0
ADC Digital Filter (HPF):
Frequency Response (Note 14) −3dB
FR
2
−0.5dB
5.8
−0.1dB
13
max
Unit
43.0
-
kHz
kHz
kHz
kHz
kHz
dB
dB
1/fs
μs
±0.005
Hz
Hz
Hz
Note 14. The passband and stopband frequencies scale with fs. For example, 43.536kHz at −0.02dB is 0.454 x fs.
Note 15. The calculated delay time induced by digital filtering. This time is from the input of an analog signal
to the setting of 24bit data both channels to the ADC output register for ADC.
MS0164-E-02
2012/12
-9-
[AK5365]
DC CHARACTERISTICS
(Ta=−40 ∼ 85°C; AVDD=4.75 ∼ 5.25V; DVDD=3.0 ∼ 5.25V)
Parameter
Symbol
min
High-Level Input Voltage
VIH
70%DVDD
Low-Level Input Voltage
VIL
DVDD-0.5
VOH
High-Level Output Voltage
(Iout=−400μA)
Low-Level Output Voltage
VOL
(Except SDA pin : Iout=400μA)
VOL
(SDA pin : Iout=3mA)
Input Leakage Current
Iin
-
SWITCHING CHARACTERISTICS
(Ta=−40 ∼ 85°C; AVDD=4.75 ∼ 5.25V; DVDD=3.0 ∼ 5.25V; CL=20pF)
Parameter
Symbol
min
Master Clock Timing
8.192
fCLK
Frequency
0.4/fCLK
tCLKL
Pulse Width Low
0.4/fCLK
tCLKH
Pulse Width High
LRCK Frequency
Normal Speed Mode
Double Speed Mode
Duty Cycle
fsn
fsd
Slave mode
Master mode
Audio Interface Timing
Slave mode
BICK Period
BICK Pulse Width Low
Pulse Width High
LRCK Edge to BICK “↑”
(Note 16)
BICK “↑” to LRCK Edge
(Note 16)
LRCK to SDTO (MSB) (Except I2S mode)
BICK “↓” to SDTO
Master mode
BICK Frequency
BICK Duty
BICK “↓” to LRCK
BICK “↓” to SDTO
typ
-
max
30%DVDD
-
Unit
V
V
V
-
0.5
0.4
±10
V
V
μA
typ
32
48
45
max
Unit
24.576
MHz
ns
ns
48
96
55
kHz
kHz
%
%
50
tBCK
tBCKL
tBCKH
tLRB
tBLR
tLRS
tBSD
fBCK
dBCK
tMBLR
tBSD
35
35
ns
ns
ns
ns
ns
ns
ns
20
35
Hz
%
ns
ns
160
65
65
30
30
64fs
50
−20
−20
Note 17. BICK rising edge must not occur at the same time as LRCK edge.
MS0164-E-02
2012/12
- 10 -
[AK5365]
Parameter
Symbol
min
Control Interface Timing (3-wire Serial mode):
CCLK Period
CCLK Pulse Width Low
Pulse Width High
CDTI Setup Time
CDTI Hold Time
CSN “H” Time
CSN “↓” to CCLK “↑”
CCLK “↑” to CSN “↑”
tCCK
tCCKL
tCCKH
tCDS
tCDH
tCSW
tCSS
tCSH
200
80
80
40
40
150
50
50
fSCL
tBUF
tHD:STA
tLOW
tHIGH
tSU:STA
tHD:DAT
tSU:DAT
tR
tF
tSU:STO
tSP
4.7
4.0
4.7
4.0
4.7
0
0.25
4.0
0
tPD
tPDV
tPDV
150
Control Interface Timing (I2C Bus mode):
SCL Clock Frequency
Bus Free Time Between Transmissions
Start Condition Hold Time (prior to first clock pulse)
Clock Low Time
Clock High Time
Setup Time for Repeated Start Condition
SDA Hold Time from SCL Falling
(Note 17)
SDA Setup Time from SCL Rising
Rise Time of Both SDA and SCL Lines
Fall Time of Both SDA and SCL Lines
Setup Time for Stop Condition
Pulse Width of Spike Noise Suppressed by Input Filter
Reset Timing
PDN Pulse Width
PDN “↑” to SDTO valid
PWN “↑” to SDTO valid
(Note 18)
(Note 19)
(Note 20)
typ
max
Unit
ns
ns
ns
ns
ns
ns
ns
ns
100
1.0
0.3
50
516
516
kHz
μs
μs
μs
μs
μs
μs
μs
μs
μs
μs
ns
ns
1/fs
1/fs
Note 17. Data must be held long enough to bridge the 300ns-transition time of SCL.
Note 18. The AK5365 can be reset by bringing the PDN pin = “L”.
Note 19. This cycle is the number of LRCK rising edges from the PDN pin = “H”.
Note 20. This cycle is the number of LRCK rising edges from the PWN bit = “1”.
MS0164-E-02
2012/12
- 11 -
[AK5365]
„ Timing Diagram
1/fCLK
VIH
MCLK
VIL
tCLKH
tCLKL
1/fs
VIH
LRCK
VIL
tBCK
VIH
BICK
VIL
tBCKH
tBCKL
Clock Timing
VIH
LRCK
VIL
tBLR
tLRB
VIH
BICK
VIL
tLRS
tBSD
SDTO
50%DVDD
Audio Interface Timing (Slave mode)
MS0164-E-02
2012/12
- 12 -
[AK5365]
LRCK
50%DVDD
tMBLR
dBCK
BICK
50%DVDD
tBSD
SDTO
50%DVDD
Audio Interface Timing (Master mode)
VIH
CSN
VIL
tCCKL
tCSS
tCCKH
VIH
CCLK
VIL
tCDS
tCDH
VIH
CDTI
C1
C0
R/W
VIL
WRITE Command Input Timing
tCSW
VIH
CSN
VIL
tCSH
VIH
CCLK
VIL
VIH
CDTI
D2
D1
D0
VIL
WRITE Data Input Timing
MS0164-E-02
2012/12
- 13 -
[AK5365]
VIH
SDA
VIL
tBUF
tLOW
tHIGH
tR
tF
tSP
VIH
SCL
VIL
tHD:STA
Stop
tHD:DAT
tSU:DAT
tSU:STA
Start
tSU:STO
Start
Stop
2
I C Bus Mode Timing
VIH
CSN
VIL
tPDV
SDTO
50%DVDD
VIH
PDN
VIL
tPDV
SDTO
50%DVDD
tPD
PDN
VIL
Power Down & Reset Timing
MS0164-E-02
2012/12
- 14 -
[AK5365]
OPERATION OVERVIEW
„ System Clock
MCLK (256fs/384fs/512fs), BICK (48fs∼) and LRCK (fs) clocks are required in slave mode. The LRCK clock input must
be synchronized with MCLK, however the phase is not critical. MCLK frequency is automatically detected in slave mode.
Table 1 shows the relationship of typical sampling frequency and the system clock frequency.
MCLK (256fs/384fs/512fs) is required in master mode. MCLK frequency is selected by CKS1-0 bits as shown in Table 2.
In master mode, after setting CKS1-0 bits, there is a possibility the frequency and duty of LRCK and BICK outputs
become an abnormal state.
All external clocks (MCLK, BICK and LRCK) must be present unless PDN pin = “L” and PWN bit = “1”. If these clocks
are not provided, the AK5365 may draw excess current due to its use of internal dynamically refreshed logic. If the
external clocks are not present, place the AK5365 in power-down mode (PDN pin = “L” or PWN bit = “0”). In master
mode, the master clock (MCLK) must be provided unless PDN pin = “L”.
MCLK
256fs
384fs
512fs
8.192MHz
12.288MHz
16.384MHz
11.2896MHz
16.9344MHz
22.5792MHz
12.288MHz
18.432MHz
24.576MHz
24.576MHz
N/A
N/A
Table 1. System clock example (Slave mode)
fs
32kHz
44.1kHz
48kHz
96kHz
MCLK
32kHz ≤ fs ≤ 48kHz
48kHz < fs ≤ 96kHz
0
256fs
256fs
1
512fs
N/A
0
384fs
N/A
1
N/A
N/A
Table 2. Master clock frequency select (Master mode)
CKS1
CKS0
0
0
1
1
Default
„ Audio Interface Format
Two kinds of data formats can be chosen with the DIF bit (Table 3) and the CTRL pin (Table 4). The DIF bit and CTRL
pin are ORed between pin and register. In both modes, the serial data is in MSB first, 2’s compliment format. The SDTO
is clocked out on the falling edge of BICK. The audio interface supports both master and slave modes. In master mode,
BICK and LRCK are output with the BICK frequency fixed to 64fs and the LRCK frequency fixed to 1fs.
Mode
0
1
Mode
0
1
DIF bit
0
1
SDTO
LRCK
BICK
Figure
24bit, MSB justified
H/L
Figure 1
≥ 48fs
24bit, I2S Compatible
L/H
Figure 2
≥ 48fs
Table 3. Audio Interface Format (CTRL pin = “L”)
CTRL pin
L
H
SDTO
LRCK
BICK
24bit, MSB justified
H/L
≥ 48fs
24bit, I2S Compatible
L/H
≥ 48fs
Table 4. Audio Interface Format (DIF bit = “0”)
MS0164-E-02
Default
Figure
Figure 1
Figure 2
2012/12
- 15 -
[AK5365]
LRCK
0 1 2
20 21 22 23 24
31 0 1 2
20 21 22 23 24
31 0 1
BICK(64fs)
SDTO(o)
23 22
4 3 2 1 0
23 22
4 3 2 1 0
23
23:MSB, 0:LSB
Lch Data
Rch Data
Figure 1. Mode 0 Timing
LRCK
0 1 2 3
21 22 23 24 25
0 1 2
21 22 23 24 25
0 1
BICK(64fs)
SDTO(o)
23 22
4 3 2 1 0
23 22
4 3 2 1 0
23:MSB, 0:LSB
Lch Data
Rch Data
Figure 2. Mode 1 Timing
„ Master Mode and Slave Mode
The M/S pin selects either master or slave mode. M/S pin = “H” selects master mode and “L” selects slave mode. The
AK5365 outputs BICK and LRCK in master mode. In slave mode, MCLK, BICK and LRCK are input externally.
BICK, LRCK
BICK = Input
Slave Mode
LRCK = Input
BICK = Output
Master Mode
LRCK = Output
Table 5. Master mode/Slave mode
„ Digital High Pass Filter
The ADC has a digital high pass filter for DC offset cancellation. The cut-off frequency of the HPF is 1.0Hz
(@fs=48kHz) and scales with sampling rate (fs).
MS0164-E-02
2012/12
- 16 -
[AK5365]
„ Power-up/down
The AK5365 is placed in the power-down mode by bringing PDN pin = “L” and the digital filter is also reset at the same
time. This reset should always be done after power-up. An analog initialization cycle starts after exiting the power-down
mode. Therefore, the output data SDTO becomes available after 516 cycles of LRCK.
(1) Power-up Sequence 1
Power Supply
(1)
PDN pin
ADC Internal State
PDN
IPGA
00H
SDTO
INITA
Normal
00H → 7FH
“0”
External clocks
in slave mode
7FH
FI
Output
MCLK, LRCK, BICK
The clocks can be stopped.
External clocks
in master mode
MCLK
The clocks can be stopped.
BICK, LRCK
in master mode
BICK, LRCK
Fixed to “L”
- INITA : Initializing period of ADC analog section (516/fs).
- FI : Fade in. After exiting power down, IPGA value fades in.
- PDN : Power down state.
- The period of (1) should be min. 150ns in Figure 3.
Figure 3. Power-up Sequence 1
MS0164-E-02
2012/12
- 17 -
[AK5365]
(2) Power-up Sequence 2
Power Supply
(1)
PDN pin
ADC Internal State
Unsettling
PDN
IPGA
Unsettling
00H
SDTO
Unsettling
External clocks
in slave mode
INITA
Normal
00H → 7FH
“0”
FI
7FH
Output
MCLK, LRCK, BICK
MCLK, BICK, LRCK
The clocks can be input.
External clocks
in master mode
MCLK
MCLK
The clocks can be input.
BICK, LRCK
in master mode
Unsettling
Fixed to “L”
BICK, LRCK
- INITA : Initializing period of ADC analog section (516/fs).
- FI : Fade in. After exiting power down, IPGA value fades in.
- PDN : Power down state.
- The period of (1) should be min. 150ns in Figure 4.
Figure 4. Power-up Sequence 2
MS0164-E-02
2012/12
- 18 -
[AK5365]
„ Input Selector
The AK5365 includes 5ch stereo input selectors (Figure 5). The input selector is 5 to 1 selector. The input channel is set
by the SEL2-0 bits (Table 6) and the SEL2-0 pins (Table 7). The SEL2-0 pins should be fixed to “LLL” if the AK5365 is
controlled by the SEL 2-0 bits, because the setting of the SEL2-0 pins are prior to the SEL2-0 bits setting.
SEL2 bit
0
0
0
0
1
SEL1 bit
SEL0 bit
Input Channel
0
0
LIN1 / RIN1
0
1
LIN2 / RIN2
1
0
LIN3 / RIN3
1
1
LIN4 / RIN4
0
0
LIN5 / RIN5
Table 6. Input Selector (SEL2-0 pin = “LLL”)
SEL2 pin
L
L
L
L
H
SEL1 pin
SEL0 pin
Input Channel
L
L
LIN1 / RIN1
L
H
LIN2 / RIN2
H
L
LIN3 / RIN3
H
H
LIN4 / RIN4
L
L
LIN5 / RIN5
Table 7. Input Selector (SEL2-0 bit = “000”)
Default
LIN1
LIN2
LIN3
LIN4
Pre-Amp
LIN5
RIN1
RIN2
Pre-Amp
RIN3
RIN4
RIN5
Figure 5. Input Selector
MS0164-E-02
2012/12
- 19 -
[AK5365]
[Input selector switching sequence]
The input selector should be changed after soft mute to avoid the switching noise of the input selector (Figure 6).
1. Enable the soft mute before changing channel.
2. Change channel.
3. Disable the soft mute.
SMUTE
D AT T Level
(1)
(1)
A ttenuation
(2)
-∞
LIN 1/R IN 1
C hannel
LIN 2/R IN 2
Figure 6. Input channel switching sequence example
The period of (1) varies in the setting value of DATT. It takes 1024/fs to mute when DATT value is 0dB.
When changing channels, the input channel should be changed during (2). The period of (2) should be around 200ms
because there is some DC difference between the channels.
„ Function of CTRL Pin
The CTRL pin sets the audio interface format and the type of serial control interface. When the CTRL pin is “L”, the
audio interface format is selected by the DIF bit and the serial control interface is 3-wire control mode. When the CTRL
pin is “H”, the audio interface format is fixed to 24bit I2S compatible and the serial control interface is I2C-bus control
mode.
CTRL pin
L
H
Audio Interface Format
Serial Control Interface
Note
3-wire Control
24bit, I2S Compatible
I2C-Bus Control
Table 8. CTRL pin Function
Note: The audio interface format is ORed between the CTRL pin and DIF bit. When the CTRL pin is “L”, the audio
interface format can be selected between 24bit MSB justified and 24bit I2S compatible by DIF bit. When the CTRL
pin is “H”, the audio interface format is fixed to 24bit I2S compatible.
MS0164-E-02
2012/12
- 20 -
[AK5365]
„ Input Attenuator
The input ATTs are constructed by adding the input resistor (Ri) for LIN1-5/RIN1-5 pins and the feedback resistor (Rf)
between LOPIN (ROPIN) pin and LOUT (ROUT) pin (Figure 7). The input voltage range of the IPGAL/IPGAR pin is
typically 0.2 x AVDD (Vrms). If the input voltage of the input selector exceeds 0.2 x AVDD, the input voltage of the
IPGAL/IPGAR pins must be attenuated to 0.2 x AVDD by the input ATTs. Table 9 shows the example of Ri and Rf.
Rf
LOPIN
Ri
LIN1
Ri
LIN2
Ri
LIN3
Ri
LIN4
Ri
LIN5
Ri
RIN1
Ri
RIN2
Ri
RIN3
Ri
RIN4
Ri
RIN5
LOUT
IPGAL
To IPGA
Pre-Amp
Pre-Amp
To IPGA
ROPIN
ROUT
IPGAR
Rf
Figure 7. Input ATT
• Example for input range
Input Range
4Vrms
2Vrms
1Vrms
Ri [kΩ]
47
47
47
ATT Gain [dB]
Rf [kΩ]
12
−11.86
24
−5.84
47
0
Table 9. Input ATT example
MS0164-E-02
IPGAL/R pin
1.02Vrms
1.02Vrms
1Vrms
2012/12
- 21 -
[AK5365]
„ Input Volume
The AK5365 includes two independent channel analog volumes (IPGA) with 25 levels at 0.5dB steps located in front of
the ADC. The digital volume controls (DATT) have 128 levels (including MUTE) and is located after the ADC. Both the
analog and digital volumes are controlled through the same register address. When the MSB of the register is “1”, the
IPGA changes and when the MSB = “0”, the DATT changes.
The IPGA is a true analog volume control that improves the S/N ratio as seen in Table 10. Independent zero-crossing
detection is used to ensure level changes only occur during zero-crossings. If there are no zero-crossings, the level will
then change after a time-out period (Table 11); the time-out period scales with fs. If a new value is written to the IPGA
register before the IPGA changes at the zero crossing or time-out, the previous value becomes invalid. The timer (channel
independent) for time-out is reset and the timer restarts for new IPGA value.
The DATT is a pseudo-log volume that is linear-interpolated internally. When changing the level, the transition between
ATT values has 8031 levels and is done by soft changes, eliminating any switching noise.
Input Gain Setting
0dB
+6dB
fs=48kHz, A-weight
103dB
100dB
Table 10. PGA+ADC S/N
ZTM1
0
0
1
1
ZTM0
0
1
0
1
+12dB
96dB
Zero crossing timeout period
@fs=48kHz
288/fs
6ms
1152/fs
24ms
2304/fs
48ms
4608/fs
96ms
Table 11. Zero crossing timeout period
Default
[Writing operation at ALC Enable]
Writing to the area over 80H (Table 17) of IPGL/R registers is ignored during ALC operation. After ALC is disabled,
the IPGA changes to the last written data by zero-crossing or time-out. In case of writing to the DATT area under 7FH
(Table 17) of IPGL/R registers, the DATT changes even if ALC is enabled.
MS0164-E-02
2012/12
- 22 -
[AK5365]
„ ALC Operation
[1] ALC Limiter Operation
When the ALC limiter is enabled, and either Lch or Rch exceed the ALC limiter detection level (LMTH bit), the IPGA
value is attenuated by the amount defined in the ALC limiter ATT step (LMAT bit) automatically. Then the IPGA value
is changed commonly for L/R channels.
When the ZELMN bit = “1”, the timeout period is set by the LTM1-0 bits. The operation for attenuation is done
continuously until the input signal level becomes the ALC limiter detection level (LMTH bit) or less. If the ALC bit does
not change into “0” or the ALC pin does not change into “L” after completing the attenuation, the attenuation operation
repeats until the input signal level equals or exceeds the ALC limiter detection level (LMTH bit).
When the ZELMN bit = “0”, the timeout period is set by the ZTM1-0 bits. This enables the zero-crossing attenuation
function so that the IPGA value is attenuated at the zero-detect points of the waveform.
When FR bit = “1”, the ALC operation corresponds to the impulse noise in additional to the normal ALC operation. Then
if the impulse noise is supplied at ZELMN bit = “0”, the ALC operation becomes the faster period than a set of ZTM1-0
bits. In case of ZELMN bit = “1”, it becomes the same period as LTM1-0 bits. When FR bit = “0”, the ALC operation is
the normal ALC operation.
[2] ALC Recovery Operation
The ALC recovery refers to the amount of time that the AK5365 will allow a signal to exceed a predetermined limiting
value prior to enabling the limiting function. The ALC recovery operation uses the WTM1-0 bits to define the wait period
used after completing an ALC limiter operation. If the input signal does not exceed the “ALC Recovery Waiting Counter
Reset Level”, the ALC recovery operation starts. The IPGA value increases automatically during this operation up to the
reference level (REF7-0 bits). The ALC recovery operation is done at a period set by the WTM1-0 bits. Zero crossing is
detected during WTM1-0, the ALC recovery operation waits WTM1-0 period and the next recovery operation starts.
During the ALC recovery operation, when input signal level exceeds the ALC limiter detection level (LMTH bit), the
ALC recovery operation changes immediately into an ALC limiter operation.
In the case of “(Recovery waiting counter reset level) ≤ Input Signal < Limiter detection level” during the ALC recovery
operation, the wait timer for the ALC recovery operation is reset. Therefore, in the case of “(Recovery waiting counter
reset level) > Input Signal”, the wait timer for the ALC recovery operation starts.
When the impulse noise is input at FR bit = “1”, the ALC recovery operation becomes faster than a normal recovery
operation. When the FR bit = “0”, the ALC recovery operation is done by normal period.
MS0164-E-02
2012/12
- 23 -
[AK5365]
[3] ALC Level Diagram
(1) ALC=OFF
Figure 8 and 9 show the level diagram example at ALC=OFF. In Figure 8, Input ATT is −12dB.
Input
ATT
IPGA
ADC
-12dB
4Vrms
-12dB
2Vrms
-12dB
1Vrms
0dBFS
+6dB
-12dB
+12dB
Figure 8. ALC Level diagram example (ALC=OFF)
In Figure 9, Input ATT is −6dB.
Input
ATT
IPGA
ADC
-6dB
2Vrms
-6dB
1Vrms
0dBFS
-6dB
+6dB
0.5Vrms
-6dB
+12dB
Figure 9. ALC Level diagram example (ALC=OFF)
MS0164-E-02
2012/12
- 24 -
[AK5365]
(2) ALC=ON
Figure 10 and 11 show the level diagram example at ALC=ON. In Figure 10, Input ATT is −12dB and REF7-0 bits are
“8CH”.
Input
ATT
ALC
ADC
-12dB
4Vrms
-12dB
2Vrms
-12dB
1Vrms
0dBFS
-0.5dBFS
-0.5dB
+5.5dB
0.5Vrms
-6dBFS
-12dB
+6dB
0.25Vrms
-12dBFS
Figure 10. ALC Level diagram example (ALC=ON)
In Figure 11, Input ATT is −6dB and REF7-0 bits are “8CH”.
Input
ATT
ALC
ADC
-6dB
2Vrms
-6dB
1Vrms
0dBFS
-0.5dBFS
-0.5dB
-6dB
+5.5dB
0.5Vrms
-6dBFS
-6dB
+6dB
0.25Vrms
-12dBFS
Figure 11. ALC Level diagram example (ALC=ON)
MS0164-E-02
2012/12
- 25 -
[AK5365]
[4] Example of ALC Operation
The following registers should not be changed during the ALC operation.
• LTM1-0, LMTH, LMAT, WTM1-0, ZTM1-0, RATT, REF7-0, ZELMN bits
• The IPGA value of Lch becomes the start value if the IPGA value is different with Lch and Rch when the ALC starts.
• Writing to the area over 80H (Table 17) of IPGL/R registers is ignored during ALC operation. After ALC is disabled,
the IPGA changes to the last written data by zero-crossing or time-out. In case of writing to the DATT area under
7FH
(Table 17) of IPGL/R registers, the DATT changes even if ALC is enabled.
Manual Mode
Set (SEL2-0 bits or SEL2-0 pins)
WR (ZTM1-0, WTM1-0, LTM1-0)
WR (LMAT, RATT, LMTH)
WR (REF7-0)
WR (IPGA7-0)
(1)
WR (ALC = “1”)
(2)
ALC Operation
No
Finish ALC mode?
(1)
Yes
WR (ALC = “0”)
(2)
Finish ALC mode and return to manual mode
Note : WR : Write
Figure 12. Registers set-up sequence at ALC operation
(1): Enable soft mute
(2): Disable soft mute
Note : ALC operation is enabled by the ALC pin.
Note : All the bits about ALC operation operate by the default value when an ALC operation is started with the ALC pin
without setting up a bit about ALC operation with the register. A bit about ALC operation operate by the setting
value when a bit about ALC operation is set up with the register and an ALC operation is started with the ALC pin.
Note : After ALC operation is disabled, the IPGA changes to the last written data during or before ALC operation.
MS0164-E-02
2012/12
- 26 -
[AK5365]
[5] IPGA value before and after ALC operation
[Operation Example 1]
1. Set IPGA = +12dB at ALC=OFF. DATT portion is set to 0dB internally.
2. ALC=ON after soft mute is enabled.
3. Disable the soft mute.
4. During ALC operation. The IPGA changes from −9.5dB to the value set by REF7-0 bits.
5. ALC=OFF after soft mute is enabled.
6. Disable the soft mute. The IPGA return to +12dB automatically.
[Operation Example 2]
1. Set IPGA = +12dB at ALC=OFF. DATT portion is set to 0dB internally.
2. ALC=ON after soft mute is enabled.
3. Disable the soft mute.
4. During ALC operation. When the DATT portion is set to −10dB, the IPGA changes from −19.5dB to the value set
by REF7-0 bits.
5. ALC=OFF after soft mute is enabled.
6. Disable the soft mute. The IPGA setting is −10dB.
„ Soft Mute Operation
Soft mute operation is performed in the digital domain of the ADC output.
Soft mute can be controlled by SMUTE bit or SMUTE pin. The SMUTE bit and SMUTE pin are ORed between pin and
register. When SMUTE bit goes “1” or SMUTE pin goes “H”, the ADC output data is attenuated by −∞ within 1024
LRCK cycles. When the SMUTE bit returned “0” or SMUTE pin goes “L” the mute is cancelled and the output
attenuation gradually changes to IPGA value within 1024 LRCK cycles. If the soft mute is cancelled before mute state
after starting of the operation, the attenuation is discontinued and returned to IPGA value.
Soft mute function and digital volume are common.
SMUTE
D AT T Level
(1)
(3)
A ttenuation
-∞
GD
(2)
GD
SDTO
Figure 13. Soft Mute Function
(1) The output signal is attenuated by −∞ within 1024 LRCK cycles (1024/fs).
(2) Digital output delay from the analog input is called the group delay (GD).
(3) If the soft mute is cancelled before the mute, the attenuation is discontinued and returned to IPGA value.
MS0164-E-02
2012/12
- 27 -
[AK5365]
„ Chip Address
In case of 3-wire control mode, the chip address is fixed to C1 bit = “1” and C0 bit = “0”. Table 12 shows the relationship
between chip address (C1-0 bits) and CAD1 pin in I2C-bus control mode.
CAD1 pin
C1 bit
C0 bit
L
0
Fixed to “1”
H
1
Fixed to “1”
2
Table 12. Chip address in I C-bus control
Note : C1 bit should match with the input level of CAD1 pin.
„ Serial Control Interface
(1) 3-wire Serial Control Mode (CTRL pin = “L”)
Internal registers may be written by using the 3-wire µP interface pins (CSN, CCLK and CDTI). The data on this interface
consists of a Chip address (2bits, Fixed to “10”), Read/Write (1bit, Fixed to “1”, Write only), Register address (MSB first,
5bits) and Control data (MSB first, 8bits). Address and data is clocked in on the rising edge of CCLK and data is clocked
out on the falling edge. After a low-to-high transition of CSN, data is latched for write operations. The clock speed of
CCLK is 5MHz (max). The value of internal registers is initialized at PDN pin = “L”.
CSN
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
C1
C0
R/W
A4
A3
A2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
CCLK
CDTI
C1 - C0 : Chip Address (C1="1", C0="0")
R/W :
READ / WRITE (Fixed to "1" : WRITE only)
A4 - A0 : Register Address
D7 - D0 : Control Data
Figure 14. Serial Control I/F Timing
MS0164-E-02
2012/12
- 28 -
[AK5365]
(2) I2C-bus Control Mode (CTRL pin = “H”)
The AK5365 supports the standard-mode I2C-bus (max: 100kHz). The AK5365 does not support a fast-mode I2C-bus
system (max: 400kHz).
(2)-1. WRITE Operations
Figure 15 shows the data transfer sequence for the I2C-bus mode. All commands are preceded by a START condition. A
HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition (Figure 21). After the
START condition, a slave address is sent. This address is 7 bits long followed by an eighth bit that is a data direction bit
(R/W). The most significant five bits of the slave address are fixed as “00100”. The next one bit are CAD1 (device
address bits). This one bit identify the specific device on the bus. The hard-wired input pin (CAD1 pin) set these device
address bits (Figure 16). If the slave address matches that of the AK5365, the AK5365 generates an acknowledge and the
operation is executed. The master must generate the acknowledge-related clock pulse and release the SDA line (HIGH)
during the acknowledge clock pulse (Figure 22). A R/W bit value of “1” indicates that the read operation is to be
executed. A “0” indicates that the write operation is to be executed.
The second byte consists of the control register address of the AK5365. The format is MSB first, and those most
significant 3-bits are fixed to zeros (Figure 17). The data after the second byte contains control data. The format is MSB
first, 8bits (Figure 18). The AK5365 generates an acknowledge after each byte has been received. A data transfer is
always terminated by a STOP condition generated by the master. A LOW to HIGH transition on the SDA line while SCL
is HIGH defines a STOP condition (Figure 21).
The AK5365 can perform more than one byte write operation per sequence. After receipt of the third byte the AK5365
generates an acknowledge and awaits the next data. The master can transmit more than one byte instead of terminating the
write cycle after the first data byte is transferred. After receiving each data packet the internal 5-bit address counter is
incremented by one, and the next data is automatically taken into the next address. If the address exceeds 07H prior to
generating the stop condition, the address counter will “roll over” to 00H and the previous data will be overwritten.
The data on the SDA line must remain stable during the HIGH period of the clock. The HIGH or LOW state of the data
line can only change when the clock signal on the SCL line is LOW (Figure 23) except for the START and STOP
conditions.
S
T
A
R
T
SDA
S
T
O
P
R/W="0"
Slave
S Address
Sub
Address(n)
Data(n)
A
C
K
A
C
K
Data(n+1)
A
C
K
Data(n+x)
A
C
K
A
C
K
P
A
C
K
Figure 15. Data Transfer Sequence at the I2C-Bus Mode
0
0
1
0
0
CAD1
1
R/W
A2
A1
A0
D2
D1
D0
(CAD1 should match with CAD1 pin.)
Figure 16. The First Byte
0
0
0
A4
A3
Figure 17. The Second Byte
D7
D6
D5
D4
D3
Figure 18. Byte Structure after the second byte
MS0164-E-02
2012/12
- 29 -
[AK5365]
(2)-2. READ Operations
Set the R/W bit = “1” for the READ operation of the AK5365. After transmission of data, the master can read the next
address’s data by generating an acknowledge instead of terminating the write cycle after the receipt of the first data word.
After receiving each data packet the internal 5-bit address counter is incremented by one, and the next data is
automatically taken into the next address. If the address exceeds 07H prior to generating a stop condition, the address
counter will “roll over” to 00H and the previous data will be overwritten.
The AK5365 supports two basic read operations: CURRENT ADDRESS READ and RANDOM ADDRESS READ.
(2)-2-1. CURRENT ADDRESS READ
The AK5365 contains an internal address counter that maintains the address of the last word accessed, incremented by
one. Therefore, if the last access (either a read or write) were to address n, the next CURRENT READ operation would
access data from the address n+1. After receipt of the slave address with R/W bit set to “1”, the AK5365 generates an
acknowledge, transmits 1-byte of data to the address set by the internal address counter and increments the internal
address counter by 1. If the master does not generate an acknowledge to the data but instead generates a stop condition,
the AK5365 ceases transmission.
S
T
A
R
T
SDA
S
T
O
P
R/W="1"
Slave
S Address
Data(n)
A
C
K
Data(n+1)
Data(n+2)
A
C
K
A
C
K
Data(n+x)
A
C
K
A
C
K
P
A
C
K
Figure 19. CURRENT ADDRESS READ
(2)-2-2. RANDOM ADDRESS READ
The random read operation allows the master to access any memory location at random. Prior to issuing the slave address
with the R/W bit set to “1”, the master must first perform a “dummy” write operation. The master issues a start request, a
slave address (R/W bit = “0”) and then the register address to read. After the register address is acknowledged, the master
immediately reissues the start request and the slave address with the R/W bit set to “1”. The AK5365 then generates an
acknowledge, 1 byte of data and increments the internal address counter by 1. If the master does not generate an
acknowledge to the data but instead generates a stop condition, the AK5365 ceases transmission.
S
T
A
R
T
SDA
S
T
A
R
T
R/W="0"
Slave
S Address
Slave
S Address
Sub
Address(n)
A
C
K
A
C
K
S
T
O
P
R/W="1"
Data(n)
A
C
K
Data(n+1)
A
C
K
Data(n+x)
A
C
K
A
C
K
P
A
C
K
Figure 20. RANDOM ADDRESS READ
MS0164-E-02
2012/12
- 30 -
[AK5365]
SDA
SCL
S
P
start condition
stop condition
Figure 21. START and STOP Conditions
DATA
OUTPUT BY
TRANSMITTER
not acknowledge
DATA
OUTPUT BY
RECEIVER
acknowledge
SCL FROM
MASTER
2
1
8
9
S
clock pulse for
acknowledgement
START
CONDITION
Figure 22. Acknowledge on the I2C-Bus
SDA
SCL
data line
stable;
data valid
change
of data
allowed
Figure 23. Bit Transfer on the I2C-Bus
MS0164-E-02
2012/12
- 31 -
[AK5365]
„ Control by Pin and Bit
Function
ALC
Input Selector
Soft Mute
Audio Interface Format
Pin
ALC Enable Pin
(Internal Pull-down)
“L” : Disable
“H” : Enable
SEL2-0 Pin
“LLL” : LIN1/RIN1
“LLH” : LIN2/RIN2
“LHL” : LIN3/RIN3
“LHH” : LIN4/RIN4
“HLL” : LIN5/RIN5
SMUTE Pin
(Internal Pull-down)
“L” : Normal operation
“H” : Soft muted
CTRL Pin
“L” : 24bit MSB justified
“H” : 24bit I2S Compatible
Table 13. Pin and Bit control
bit
ALC Enable bit
“0” : Disable
“1” : Enable
SEL2-0 bit
“000” : LIN1/RIN1
“001” : LIN2/RIN2
“010” : LIN3/RIN3
“011” : LIN4/RIN4
“100” : LIN5/RIN5
SMUTE bit
“0” : Normal operation
“1” : Soft muted
DIF bit
“0” : 24bit MSB justified
“1” : 24bit I2S Compatible
Note : The SEL2-0 pins should be fixed to “LLL” if the AK5365 is controlled by the SEL2-0 bits, because the setting of
the
SEL2-0 pins are prior to the SEL2-0 bits setting. Other Functions are ORed between pin and register.
„ Register Map
Addr
00H
01H
02H
03H
04H
05H
06H
07H
Register Name
Power Down & Reset Control
Input Selector Control
Clock & Format Control
Timer Select
Lch IPGA Control
Rch IPGA Control
ALC Mode Control 1
ALC Mode Control 2
D7
0
0
0
0
IPGL7
IPGR7
0
REF7
D6
0
0
0
0
IPGL6
IPGR6
0
REF6
D5
0
0
0
LTM1
IPGL5
IPGR5
ZELMN
REF5
D4
0
0
0
LTM0
IPGL4
IPGR4
ALC
REF4
D3
0
0
DIF
ZTM1
IPGL3
IPGR3
FR
REF3
D2
0
SEL2
CKS1
ZTM0
IPGL2
IPGR2
LMTH
REF2
D1
0
SEL1
CKS0
WTM1
IPGL1
IPGR1
RATT
REF1
D0
PWN
SEL0
SMUTE
WTM0
IPGL0
IPGR0
LMAT
REF0
PDN pin = “L” resets the registers to their default values.
Note: Unused bits must contain a “0” value.
Note: Only write to address 00H to 07H.
MS0164-E-02
2012/12
- 32 -
[AK5365]
„ Register Definitions
Addr
00H
Register Name
Power Down & Reset Control
Default
D7
0
0
D6
0
0
D5
0
0
D4
0
0
D3
0
0
D2
0
0
D1
0
0
D0
PWN
1
PWN: Power down control
0 : Power down. All registers are not initialized.
1 : Normal Operation (Default)
“0” powers down all sections and then both IPGA and ADC do not operate. The contents of all register
are not initialized and enabled to write to the registers.
When MCLK and LRCK are changed, it is not necessary to reset by the PDN pin or PWN bit because the
AK5365 builds in reset-free circuit. However, it can be reduced the noise by reset.
Addr
01H
Register Name
Input Selector Control
Default
SEL2-0:
Addr
02H
D7
0
0
D6
0
0
D5
0
0
D4
0
0
D3
0
0
D2
SEL2
0
D1
SEL1
0
D0
SEL0
0
D6
0
0
D5
0
0
D4
0
0
D3
DIF
0
D2
CKS1
0
D1
CKS0
0
D0
SMUTE
0
Input selector (see Table 6)
Initial values are “000”.
Register Name
Clock & Format Control
Default
D7
0
0
SMUTE: Soft Mute control
0 : Normal Operation (Default)
1 : SDTO outputs soft-muted.
CKS1-0: Master clock frequency select (see Table 2)
Initial values are “00”.
DIF:
Audio interface format (see Table 3)
Initial values are “0”.
When CTRL pin is “H”, audio interface format is fixed to I2S compatible.
MS0164-E-02
2012/12
- 33 -
[AK5365]
Addr
03H
Register Name
Timer Select
Default
D7
0
0
D6
0
0
D5
LTM1
1
D4
LTM0
0
D3
ZTM1
1
D2
ZTM0
0
D1
WTM1
1
D0
WTM0
1
WTM1-0: ALC Recovery waiting time (see Table 14)
A period of recovery operation when any limiter operation does not occur during the ALC operation.
WTM1
0
0
1
1
WTM0
0
1
0
1
ALC recovery operation waiting period
288/fs
1152/fs
2304/fs
4608/fs
Table 14. ALC recovery waiting time
@fs=48kHz
6ms
24ms
48ms
96ms
Default
ZTM1-0: Zero crossing timeout (see Table 15)
When the IPGA of each L/R channels perform zero crossing or timeout independently, the IPGA value is
changed by the μP WRITE operation, ALC recovery operation or ALC limiter operation (ZELMN bit = “0”).
ZTM1
0
0
1
1
ZTM0
0
1
0
1
Zero crossing timeout period
@fs=48kHz
288/fs
6ms
1152/fs
24ms
2304/fs
48ms
4608/fs
96ms
Table 15. Zero crossing timeout
Default
LTM1-0: ALC Limiter period (see Table 16)
When ZELMN bit = “1”, the IPGA value is changed immediately. When the IPGA value is changed
continuously, the change is done by the period set by the LTM1-0 bits.
LTM1
0
0
1
1
LTM0
0
1
0
1
ALC limiter operation period
3/fs
6/fs
12/fs
24/fs
Table 16. ALC limiter period
MS0164-E-02
@fs=48kHz
63μs
125μs
Default
250μs
500μs
2012/12
- 34 -
[AK5365]
Addr
04H
05H
Register Name
Lch IPGA Control
Rch IPGA Control
Default
D7
IPGL7
IPGR7
0
D6
IPGL6
IPGR6
1
D5
IPGL5
IPGR5
1
D4
IPGL4
IPGR4
1
D3
IPGL3
IPGR3
1
D2
IPGL2
IPGR2
1
D1
IPGL1
IPGR1
1
D0
IPGL0
IPGR0
1
IPGL/R7-0: Input PGA & Digital volume control (see Table 17)
Initial values are “7FH”.
Digital ATT with 128 levels operates when writing data of less than 7FH. This ATT is a linear ATT with 8032
levels internally and these levels are assigned to pseudo-log data with 128 levels. The transition between ATT
values has 8032 levels and is done by soft changes. For example, when ATT changes from 7FH to 7EH, the
internal ATT value decreases from 8031 to 7775, one by one every fs cycle. It takes 8031 cycles
(167ms@fs=48kHz) from 7FH to 00H (Mute).
The IPGAs are set to “00H” when PDN pin goes “L”. After returning to “H”, the IPGAs fade into the initial
value, “7FH” in 8031 cycles.
The IPGAs are set to “00H” when PWN bit goes “0”. After returning to “1”, the IPGAs fade into the current
value. The ADC output is “0” during the first 516LRCK cycles.
Writing to the area over 80H (Table 17) of IPGL/R registers is ignored during ALC operation. After ALC is
disabled, the IPGA changes to the last written data by zero-crossing or time-out. In case of writing to the DATT
area under 7FH (Table 17) of IPGL/R registers, the DATT changes even if ALC is enabled.
MS0164-E-02
2012/12
- 35 -
[AK5365]
Data (hex)
98H
97H
96H
:
82H
81H
80H
7FH
7EH
7DH
:
70H
6FH
6EH
:
60H
5FH
5EH
:
50H
4FH
4EH
:
40H
3FH
3EH
:
30H
2FH
2EH
:
20H
1FH
1EH
:
10H
0FH
0EH
:
05H
04H
03H
02H
01H
00H
Internal
(DATT)
8031
7775
7519
:
4191
3999
3871
:
2079
1983
1919
:
1023
975
943
:
495
471
455
:
231
219
211
:
99
93
89
:
33
30
28
:
10
8
6
4
2
0
Gain (dB)
Step width (dB)
+12
+11.5
+11
:
+1.0
+0.5
0
0
−0.28
−0.57
:
−5.65
−6.06
−6.34
:
−11.74
−12.15
−12.43
:
−17.90
−18.32
−18.61
:
−24.20
−24.64
−24.94
:
−30.82
−31.29
−31.61
:
−38.18
−38.73
−39.11
:
−47.73
−48.55
−49.15
:
−58.10
−60.03
−62.53
−66.05
−72.07
MUTE
0.5
0.5
0.5
0.5
0.5
0.28
0.29
:
0.51
0.41
0.28
:
0.52
0.41
0.28
:
0.53
0.42
0.29
:
0.54
0.43
0.30
:
0.58
0.46
0.32
:
0.67
0.54
0.38
:
0.99
0.83
0.60
:
1.58
1.94
2.50
3.52
6.02
IPGA
Analog volume with 0.5dB step
DATT
External 128 levels are converted to internal
8032 linear levels of DATT. Internal DATT
soft-changes between data.
DATT =2^m x (2 x l + 33) – 33
m: MSB 3-bits of data
l: LSB 4-bits of data
Table 17. IPGA Code Table
MS0164-E-02
2012/12
- 36 -
[AK5365]
Addr
06H
Register Name
ALC Mode Control 1
Default
D7
0
0
D6
0
0
D5
ZELMN
1
D4
ALC
0
D3
FR
1
D2
LMTH
0
D1
RATT
0
D0
LMAT
0
LMAT: ALC Limiter ATT step (see Table 18)
During the ALC limiter operation, when either Lch or Rch exceeds the ALC limiter detection level set by LMTH
bit, the number of steps attenuated from the current IPGA value is set. For example, when the current IPGA value
is 94H and the LMAT bit = “1”, the IPGA transition to 92H when the ALC limiter operation starts, resulting in
the input signal level being attenuated by 1dB (=0.5dB x 2).
LMAT
ATT Step
0
1
Default
1
2
Table 18. ALC limiter ATT step
RATT: ALC Recovery gain step (see Table 19)
During the ALC recovery operation, the number of steps changed from the current IPGA value is set. For
example, when the current IPGA value is 82H and RATT bit = “1” is set, the IPGA changes to 84H by the ALC
recovery operation and the output signal level is gained up by 1dB (=0.5dB x 2). When the IPGA value exceeds
the reference level (REF7-0 bits), the IPGA value does not increase.
RATT
Gain Step
0
1
Default
1
2
Table 19. ALC recovery gain step
LMTH: ALC Limiter detection level / Recovery waiting counter reset level (see Table 20)
The ALC limiter detection level and the ALC recovery counter reset level may be offset by about ±2dB.
LMTH
0
1
ALC Limiter Detection Level
ALC Recovery Waiting Counter Reset Level
ALC Output ≥ −0.5dBFS
−0.5dBFS > ALC Output ≥ −2.5dBFS
ALC Output ≥ −2.0dBFS
−2.0dBFS > ALC Output ≥ −4.0dBFS
Table 20. ALC Limiter detection level / Recovery waiting counter reset level
Default
FR: ALC fast recovery
0 : Disable
1 : Enable (Default)
When the impulse noise is input, the ALC recovery operation becomes faster than a normal recovery operation.
ALC:
ALC enable flag
0 : ALC Disable (Default)
1 : ALC Enable
ZELMN: Zero crossing enable flag at ALC limiter operation
0 : Enable
1 : Disable (Default)
When the ZELMN bit = “0”, the IPGA of each L/R channel perform a zero crossing or timeout independently.
The zero crossing timeout is the same as the ALC recovery operation. When the ZELMN bit = “1”, the IPGA
value is changed immediately. The ALC Limiter period can be set up by a ZTM 1-0 bits when ZELMN bit = “0”,
it can be set up by a LTM1-0 bits when ZELMN bit = “1”
MS0164-E-02
2012/12
- 37 -
[AK5365]
Addr
07H
Register Name
ALC Mode Control 2
Default
D7
REF7
1
D6
REF6
0
D5
REF5
0
D4
REF4
0
D3
REF3
1
D2
REF2
0
D1
REF1
0
D0
REF0
1
REF7-0: Reference value at ALC recovery operation (see Table 21)
During the ALC recovery operation, if the IPGA value exceeds the setting reference value by gain operation,
then the IPGA does not become larger than the reference value.
The REF7-0 bits should not be set up except for Table 21.
DATA (hex)
Gain (dB)
98H
+12.0
97H
+11.5
96H
+11.0
95H
+10.5
:
:
89H
+4.5
Default
:
:
81H
+0.5
80H
0
Table 21. Reference value at ALC recovery operation
MS0164-E-02
2012/12
- 38 -
[AK5365]
SYSTEM DESIGN
Figure 24 shows the system connection diagram. An evaluation board is available which demonstrates application
circuits, the optimum layout, power supply arrangements and measurement results.
• Master Mode, 3-wire control (CTRL pin = “L”)
43
42
41
40
39
38
37
36
35
TEST6
RIN2
TEST5
RIN1
M/S
47k
1μ
34
CTRL
44
RIN3
1μ
47k
TEST7
1μ
47k
RIN4
1μ
47k
TEST8
1μ
47k
RIN5
1μ
1μ
47k
1 LIN5
CSN/CAD1 33
2 TEST1
CCLK/SCL 32
3 LIN4
CDTI/SDA 31
47k
4 TEST2
1μ
SEL2 30
47k
Top View
5 LIN3
6 TEST3
1μ
47k
SEL1 29
7 LIN2
1μ
DSP and uP
SEL0 28
SMUTE 27
8 TEST4
ALC 26
9 LIN1
PDN 25
47k
10 LOPIN
MCLK 24
11 LOUT
LRCK 23
Reset
IPGAR
ROUT
ROPIN
AVDD
AVSS
VCOM
DVSS
DVDD
SDTO
BICK
4.7μ
IPGAL
24k
12
13
14
15
16
17
18
19
20
21
22
4.7μ
24k
0.1μ 0.1μ
0.1μ
10μ
10μ
2.2μ
Analog Supply
4.75 ~ 5.25V
Digital Supply
3.0 ~ 5.25V
Note:
- AVSS and DVSS of the AK5365 should be distributed separately from the ground of external digital devices
(MPU, DSP etc.).
- When LOUT/ROUT drives a capacitive load, resistors should be added in series between LOUT/ROUT
and capacitive load.
- All input pins except pull-down pin (ALC, SMUTE pins) should not be left floating.
Figure 24. Typical Connection Diagram
MS0164-E-02
2012/12
- 39 -
[AK5365]
1. Grounding and Power Supply Decoupling
The AK5365 requires careful attention to power supply and grounding arrangements. AVDD and DVDD are usually
supplied from the analog supply in the system. Alternatively if AVDD and DVDD are supplied separately, the power up
sequence is not critical. AVSS and DVSS of the AK5365 must be connected to analog ground plane. System analog
ground and digital ground should be connected together near to where the supplies are brought onto the printed circuit
board. Decoupling capacitors should be as near to the AK5365 as possible, with the small value ceramic capacitor being
the closest.
2. Voltage Reference Inputs
The differential voltage between AVDD and AVSS sets the analog input range. VCOM is a signal ground of this chip. An
electrolytic capacitor 2.2µF parallel with a 0.1µF ceramic capacitor attached to VCOM pin eliminates the effects of high
frequency noise. No load current may be drawn from the VCOM pin. All signals, especially clocks, should be kept away
from the VREF and VCOM pins in order to avoid unwanted coupling into the AK5365.
3. Analog Inputs
An analog input of AK5365 is single-ended input to Pre-Amp through the external resistor. For input signal range, adjust
feedback resistor so that Pre-Amp output may become the input range (typ. 0.2 x AVDD Vrms) of IPGA (IPGAL, IPGAR
pin). Between the Pre-Amp output (LOUT, ROUT pin) and the IPGA input (IPGAL, IPGAR pin) is AC coupled with
capacitor. When the impedance of IPGAL/R pins is “R” and the capacitor of between the Pre-Amp output and the IPGA
input is “C”, the cut-off frequency is fc = 1/(2πRC).
The ADC output data format 2’s compliment. The internal HPF removes the DC offset.
The AK5365 samples the analog inputs at 64fs. The digital filter rejects noise above the stop band except for multiples of
64fs. The AK5365 includes an anti-aliasing filter (RC filter) to attenuate a noise around 64fs.
4. Attention to the PCB Wiring
LIN1-5 and RIN1-5 pins are the summing nodes of the Pre-Amp. Attention should be given to avoid coupling with other
signals on those nodes. This can be accomplished by making the wire length of the input resistors as short as possible. The
same theory also applies to the LOPIN/ROPIN pins and feedback resistors; keep the wire length to a minimum. Unused
input pins among LIN1-5 and RIN1-5 pins should be left open.
When external devices are connected to LOUT and ROUT pin, the input impedance of an external device which the
LOUT and ROUT pins can drive is min 6.3kΩ.
MS0164-E-02
2012/12
- 40 -
[AK5365]
PACKAGE
44pin LQFP (Unit: mm)
1.70max
12.0
0 ~ 0.2
10.0
23
33
0.80
12.0
22
10.0
34
12
44
1
11
0.09 ~ 0.20
0.37±0.10
0°∼10°
0.60±0.20
0.15
„ Material & Lead finish
Package molding compound:
Lead frame material:
Lead frame surface treatment:
Epoxy
Cu
Solder (Pb free) plate
MS0164-E-02
2012/12
- 41 -
[AK5365]
MARKING
AKM
AK5365VQ
XXXXXXX
1
XXXXXXX :
Date Code Identifier (7 digits)
REVISION HISTORY
Date (Y/M/D)
02/07/15
02/08/08
12/12/10
Revision
00
01
02
Reason
First Edition
Specification
Change
Error Correction
Specification
Change
Page
Contents
7
S/(N+D)
8
40
min : 86dB → 84dB@fs=48kHz
: 84dB → 82dB@fs=96kHz
Passband : ±0.005dB → −0.005dB
PACKAGE
Package dimensions were changed.
MS0164-E-02
2012/12
- 42 -
[AK5365]
IMPORTANT NOTICE
z These products and their specifications are subject to change without notice.
When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei
Microdevices Corporation (AKM) or authorized distributors as to current status of the products.
z Descriptions of external circuits, application circuits, software and other related information contained in this
document are provided only to illustrate the operation and application examples of the semiconductor products. You
are fully responsible for the incorporation of these external circuits, application circuits, software and other related
information in the design of your equipments. AKM assumes no responsibility for any losses incurred by you or third
parties arising from the use of these information herein. AKM assumes no liability for infringement of any patent,
intellectual property, or other rights in the application or use of such information contained herein.
z Any export of these products, or devices or systems containing them, may require an export license or other official
approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange,
or strategic materials.
z AKM products are neither intended nor authorized for use as critical componentsNote1) in any safety, life support, or
other hazard related device or systemNote2), and AKM assumes no responsibility for such use, except for the use
approved with the express written consent by Representative Director of AKM. As used here:
Note1) A critical component is one whose failure to function or perform may reasonably be expected to result,
whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and
which must therefore meet very high standards of performance and reliability.
Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety
or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or
perform may reasonably be expected to result in loss of life or in significant injury or damage to person or
property.
z It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise places
the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer
or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all
claims arising from the use of said product in the absence of such notification.
MS0164-E-02
2012/12
- 43 -