RENESAS HD74HC640FPEL

HD74HC640, HD74HC643
Octal Bus Transceivers (with 3-state outputs)
REJ03D0637-0200
(Previous ADE-205-517)
Rev.2.00
Mar 30, 2006
Description
Each device has an active enable G and a direction control input, DIR. When DIR is high, data flows from the A inputs
to the B outputs. When DIR is low, data flows from the B inputs to the A outputs. The HD74HC640 transfers inverted
data from one bus to other and the HD74HC643 transfers inverted data from the A bus to the B bus and true data from
the B bus to the A bus.
Features
• High Speed Operation: tpd = 12 ns typ (CL = 50 pF)
• High Output Current: Fanout of 15 LSTTL Loads
• Wide Operating Voltage: VCC = 2 to 6 V
• Low Input Current: 1 µA max
• Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)
• Ordering Information
Part Name
Package Type
HD74HC640P
DILP-20 pin
HD74HC640FPEL
SOP-20 pin (JEITA)
HD74HC640RPEL
HD74HC643RPEL
SOP-20 pin (JEDEC)
Package Code
(Previous Code)
PRDP0020AC-B
(DP-20NEV)
PRSP0020DD-B
(FP-20DAV)
PRSP0020DC-A
(FP-20DBV)
Package
Abbreviation
Taping Abbreviation
(Quantity)
P
—
FP
EL (2,000 pcs/reel)
RP
EL (1,000 pcs/reel)
Note: Please consult the sales office for the above package availability.
Function Table
Control Inputs
H :
L :
X :
Operation
G
L
DIR
L
HD74HC640
B data to A bus
HD74HC643
B data to A bus
L
H
H
X
A data to B bus
Isolation
A data to B bus
Isolation
high level
low level
irrelevant
Rev.2.00 Mar 30, 2006 page 1 of 10
HD74HC640, HD74HC643
Pin Arrangement
HD74HC640
DIR
1
20 VCC
A1
2
19 Enable G
A2
3
18 B1
A3
4
17 B2
A4
5
16 B3
A5
6
15 B4
A6
7
14 B5
A7
8
13 B6
A8
9
12 B7
GND 10
11 B8
(Top View)
HD74HC643
DIR
1
20 VCC
A1
2
19 Enable G
A2
3
18 B1
A3
4
17 B2
A4
5
16 B3
A5
6
15 B4
A6
7
14 B5
A7
8
13 B6
A8
9
12 B7
GND 10
11 B8
(Top View)
Rev.2.00 Mar 30, 2006 page 2 of 10
HD74HC640, HD74HC643
Logic Diagram
HD74HC640
G
DIR
VCC
A
B
VCC
To 7 Other
Inverters
To 7 Other
Inverters
HD74HC643
G
DIR
VCC
A
B
VCC
To 7 Other
Inverters
Rev.2.00 Mar 30, 2006 page 3 of 10
To 7 Other
Inverters
HD74HC640, HD74HC643
Absolute Maximum Ratings
Item
Symbol
Ratings
Unit
Supply voltage range
Input / Output voltage
VCC
VIN, VOUT
–0.5 to 7.0
–0.5 to VCC +0.5
V
V
IIK, IOK
IO
±20
±35
mA
mA
ICC or IGND
PT
±75
500
mA
mW
Input / Output diode current
Output current
VCC, GND current
Power dissipation
Storage temperature
Tstg
–65 to +150
°C
Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of
which may be realized at the same time.
Recommended Operating Conditions
Item
Supply voltage
Symbol
VCC
Ratings
2 to 6
Unit
V
Input / Output voltage
Operating temperature
VIN, VOUT
Ta
0 to VCC
–40 to 85
V
°C
tr , tf
0 to 1000
0 to 500
ns
Input rise / fall time
Note:
*1
0 to 400
1. This item guarantees maximum limit when one input switches.
Waveform: Refer to test circuit of switching characteristics.
Conditions
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
Electrical Characteristics
Item
Input voltage
Symbol VCC (V)
VIH
VIL
Output voltage
VOH
VOL
Min
Ta = 25°C
Typ Max
Ta = –40 to+85°C
Unit
Min
Max
2.0
4.5
1.5
3.15
—
—
—
—
1.5
3.15
—
—
6.0
2.0
4.2
—
—
—
—
0.5
4.2
—
—
0.5
4.5
6.0
—
—
—
—
1.35
1.8
—
—
1.35
1.8
2.0
4.5
1.9
4.4
2.0
4.5
—
—
1.9
4.4
—
—
6.0
4.5
5.9
4.18
6.0
—
—
—
5.9
4.13
—
—
6.0
2.0
5.68
—
—
0.0
—
0.1
5.63
—
—
0.1
4.5
6.0
—
—
0.0
0.0
0.1
0.1
—
—
0.1
0.1
4.5
6.0
—
—
—
—
0.26
0.26
—
—
0.33
0.33
Off-state output
current
Input current
IOZ
6.0
—
—
±0.5
—
±5.0
Iin
6.0
—
—
±0.1
—
±1.0
Quiescent supply
current
ICC
6.0
—
—
4.0
—
40
Rev.2.00 Mar 30, 2006 page 4 of 10
Test Conditions
V
V
V
Vin = VIH or VIL IOH = –20 µA
IOH = –6 mA
V
IOH = –7.8 mA
Vin = VIH or VIL IOL = 20 µA
IOL = 6 mA
IOL = 7.8 mA
µA Vin = VIH or VIL,
Vout = VCC or GND
µA Vin = VCC or GND
µA Vin = VCC or GND, Iout = 0 µA
HD74HC640, HD74HC643
Switching Characteristics (CL = 50 pF, Input tr = tf = 6 ns)
Ta = 25°C
Item
Symbol VCC (V)
Propagation delay
time
tPHL
tPLH
Output enable
time
tZL
tZH
Output disable
time
tLZ
tHZ
Output rise/fall
time
tTLH
tTHL
Input capacitance
Cin
Ta = –40 to +85°C
2.0
Min
—
Typ
—
Max
90
Min
—
Max
115
4.5
6.0
—
—
12
—
18
15
—
—
23
20
2.0
4.5
—
—
—
12
90
18
—
—
115
23
6.0
2.0
—
—
—
—
15
230
—
—
20
290
4.5
6.0
—
—
15
—
46
39
—
—
58
49
2.0
4.5
—
—
—
15
230
46
—
—
290
58
6.0
2.0
—
—
—
—
39
215
—
—
49
270
4.5
6.0
—
—
17
—
43
37
—
—
54
46
2.0
4.5
—
—
—
17
215
43
—
—
270
54
6.0
2.0
—
—
—
—
37
60
—
—
46
75
4.5
6.0
—
—
4
—
12
10
—
—
15
13
—
—
5
10
—
10
Unit
Test Conditions
ns
ns
ns
ns
ns
ns
ns
pF
Test Circuit
HD74HC640
VCC
VCC
Pulse Generator
Zout = 50 Ω
Input
Pulse Generator
Zout = 50 Ω
See Function Table
G
Input
Output
A1
S1
1 kΩ
S2
B1
OPEN
GND
CL =
50 pF
VCC
DIR
TEST
t PLH / t PHL
S2
OPEN
t ZH/ t HZ
t ZL / t LZ
GND
VCC
Notes : 1. CL includes probe and jig capacitance.
2. A2–B2, A3–B3, A4–B4, A5–B5, A6–B6, A7–B7, A8–B8 are identical to above load circuit.
3. S1 is a input / output swich.
Rev.2.00 Mar 30, 2006 page 5 of 10
HD74HC640, HD74HC643
HD74HC643
VCC
VCC
Pulse Generator
Zout = 50 Ω
Input
Pulse Generator
Zout = 50 Ω
See Function Table
G
Input
Output
A1
S1
1 kΩ
S2
B1
OPEN
GND
CL =
50 pF
VCC
DIR
TEST
t PLH / t PHL
S2
OPEN
t ZH/ t HZ
t ZL / t LZ
GND
VCC
Notes : 1. CL includes probe and jig capacitance.
2. A2–B2, A3–B3, A4–B4, A5–B5, A6–B6, A7–B7, A8–B8 are identical to above load circuit.
3. S1 is a input / output swich.
Rev.2.00 Mar 30, 2006 page 6 of 10
HD74HC640, HD74HC643
Waveforms
HD74HC640
• Waveform – 1
tr
Input A
10 %
tf
VCC
90 %
50 %
90 %
50 %
10 %
t PLH
t PHL
0V
90 %
90 %
Output B
50 %
10 %
50 %
10 %
Input G
tf
VOL
t TLH
t THL
• Waveform – 2
VOH
tr
90 %
50 %
10 %
t ZL
VCC
90 %
50 %
10 %
0V
t LZ
VOH
50 %
Waveform - A
t ZH
Waveform - B
10 %
t HZ
50 %
90 %
VOL
VOH
VOL
Notes : 1. Input waveform : PRR ≤ 1 MHz, duty cycle 50%, tr ≤ 6 ns, tf ≤ 6 ns
2. Waveform - A is for an output with internal conditions such that the
output is low except when disabled by the output control.
3. Waveform - B is for an output with internal conditions such that the
output is high except when disabled by the output control.
4. The output are measured one at a time with one transition per measurement.
Rev.2.00 Mar 30, 2006 page 7 of 10
HD74HC640, HD74HC643
HD74HC643
• Waveform – 1
tr
tf
VCC
90 %
50 %
90 %
50 %
Input B
10 %
10 %
90 %
Output A
0V
t PHL
t PLH
VOH
90 %
50 %
10 %
50 %
10 %
t TLH
VOL
t THL
• Waveform – 2
tf
Input G
tr
90 %
50 %
VCC
90 %
50 %
10 %
10 %
t ZL
0V
t LZ
VOH
50 %
Waveform - A
t ZH
Waveform - B
10 %
t HZ
50 %
90 %
VOL
VOH
VOL
Notes : 1. Input waveform : PRR ≤ 1 MHz, duty cycle 50%, tr ≤ 6 ns, tf ≤ 6 ns
2. Waveform - A is for an output with internal conditions such that the
output is low except when disabled by the output control.
3. Waveform - B is for an output with internal conditions such that the
output is high except when disabled by the output control.
4. The output are measured one at a time with one transition per measurement.
Rev.2.00 Mar 30, 2006 page 8 of 10
HD74HC640, HD74HC643
Package Dimensions
JEITA Package Code
P-DIP20-6.3x24.5-2.54
RENESAS Code
PRDP0020AC-B
Previous Code
DP-20NEV
MASS[Typ.]
1.26g
D
11
E
20
1
10
b3
0.89
A1
A
Z
Reference
Symbol
L
e1
D
E
A
A1
bp
b3
c
θ
e
Z
L
θ
bp
e
c
e1
( Ni/Pd/Au plating )
JEITA Package Code
P-SOP20-5.5x12.6-1.27
RENESAS Code
PRSP0020DD-B
*1
Previous Code
FP-20DAV
Min
Nom Max
7.62
24.50 25.40
6.30 7.00
5.08
0.51
0.40 0.48 0.56
1.30
0.19 0.25 0.31
0°
15°
2.29 2.54 2.79
1.27
2.54
MASS[Typ.]
0.31g
D
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
INCLUDE TRIM OFFSET.
F
20
Dimension in Millimeters
11
c
HE
*2
E
bp
Index mark
Terminal cross section
( Ni/Pd/Au plating )
1
Z
10
e
*3
bp
x
Reference
Symbol
M
A
L1
A1
θ
y
L
Detail F
Rev.2.00 Mar 30, 2006 page 9 of 10
D
E
A2
A1
A
bp
b1
c
c1
θ
HE
e
x
y
Z
L
L1
Dimension in Millimeters
Min Nom Max
12.60 13.0
5.50
0.00 0.10 0.20
2.20
0.34 0.40 0.46
0.15 0.20 0.25
0°
8°
7.50 7.80 8.00
1.27
0.12
0.15
0.80
0.50 0.70 0.90
1.15
HD74HC640, HD74HC643
JEITA Package Code
P-SOP20-7.5x12.8-1.27
RENESAS Code
PRSP0020DC-A
*1
Previous Code
FP-20DBV
MASS[Typ.]
0.52g
D
F
20
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
@ DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
@ INCLUDE TRIM OFFSET.
11
HE
c
*2
E
bp
Index mark
Terminal cross section
( Ni/Pd/Au plating )
1
e
*3
bp
x
M
L1
A
Z
Reference
Symbol
10
A1
θ
L
y
Detail F
Rev.2.00 Mar 30, 2006 page 10 of 10
D
E
A2
A1
A
bp
b1
c
c1
θ
HE
e
x
y
Z
L
L1
Dimension in Millimeters
Min Nom Max
12.80 13.2
7.50
0.10 0.20 0.30
2.65
0.34 0.40 0.46
0.20 0.25 0.30
0°
8°
10.00 10.40 10.65
1.27
0.12
0.15
0.935
0.40 0.70 1.27
1.45
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510
© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .6.0