HD74HCT125, HD74HCT126 Quad. Bus Buffer Gates (with 3-state outputs) REJ03D0657–0200 (Previous ADE-205-545) Rev.2.00 Mar 30, 2006 Description The HD74HCT125, HD74HCT126 require the 3-state control input C to be taken high to put the output into the high impedance condition, whereas the HD74HCT125, HD74HCT126 requires the control input to be low to put the output into high impedance. Features • • • • • • • LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility High Speed Operation: tpd (A to Y) = 12 ns typ (CL = 50 pF) High Output Current: Fanout of 15 LSTTL Loads Wide Operating Voltage: VCC = 4.5 to 5.5 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) Ordering Information Part Name Package Type HD74HCT125P HD74HCT125FPEL HD74HCT126FPEL HD74HCT125TELL HD74HCT126TELL Package Code (Previous Code) Package Abbreviation Taping Abbreviation (Quantity) DILP-14 pin PRDP0014AB-B (DP-14AV) P — SOP-14 pin (JEITA) PRSP0014DF-B (FP-14DAV) FP EL (2,000 pcs/reel) TSSOP-14 pin PTSP0014JA-B (TTP-14DV) T ELL (2,000 pcs/reel) Note: Please consult the sales office for the above package availability. Function Table Inputs C HCT125 H: L: X: Z: Output Y A HCT126 H L L H L H High level Low level Irrelevant Off (high-impedance) state of a 3-state output. Rev.2.00 Mar 30, 2006 page 1 of 8 X L H HCT125 HCT126 Z L H Z L H HD74HCT125, HD74HCT126 Pin Arrangement • HD74HCT125 1C 1 14 VCC 1A 2 13 4C 1Y 3 12 4A 2C 4 11 4Y 2A 5 10 3C 2Y 6 9 3A GND 7 8 3Y (Top view) • HD74HCT126 1C 1 14 VCC 1A 2 13 4C 1Y 3 12 4A 2C 4 11 4Y 2A 5 10 3C 2Y 6 9 3A GND 7 8 3Y (Top view) Rev.2.00 Mar 30, 2006 page 2 of 8 HD74HCT125, HD74HCT126 Absolute Maximum Ratings Item Supply voltage range Input voltage Output voltage Output current DC current drain per VCC, GND DC input diode current DC output diode current Power dissipation per package Storage temperature Symbol VCC VIN VOUT IOUT ICC, IGND IIK IOK PT Tstg Rating –0.5 to +7.0 –0.5 to VCC + 0.5 –0.5 to VCC + 0.5 ±35 ±75 ±20 ±20 500 –65 to +150 Unit V V V mA mA mA mA mW °C Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. Recommended Operating Conditions Item Supply voltage Input / Output voltage Symbol VCC VIN, VOUT Ratings 4.5 to 5.5 0 to VCC Unit V V Operating temperature Input rise / fall time*1 Ta tr, tf –40 to 85 0 to 500 °C ns Conditions VCC = 4.5 V Notes: 1. This item guarantees maximum limit when one input switches. Waveform: Refer to test circuit of switching characteristics. Electrical Characteristics Item Input voltage Output voltage Symbol VCC (V) VIH VIL VOH 4.5 to 5.5 4.5 to 5.5 4.5 4.5 4.5 4.5 5.5 Min 2.0 — 4.4 4.18 — — — 5.5 5.5 — — VOL Off-state output current Input current IOZ Quiescent supply current ICC Iin Rev.2.00 Mar 30, 2006 page 3 of 8 Ta = 25°C Typ Max — — — 0.8 — — — — — 0.1 — 0.26 — ±0.5 — — ±0.1 4.0 Ta = –40 to+85°C Min Max 2.0 — — 0.8 4.4 — 4.13 — — 0.1 — 0.33 — ±5.0 — — ±1.0 40 Unit V V V V µA µA µA Test Conditions Vin = VIH or VIL IOH = –20 µA IOH = –6 mA Vin = VIH or VIL IOL = 20 µA IOL = 6 mA Vin = VIH or VIL, Vout = VCC or GND Vin = VCC or GND Vin = VCC or GND, Iout = 0 µA HD74HCT125, HD74HCT126 Switching Characteristics (CL = 50 pF, Input tr = tf = 6 ns) Item Symbol VCC (V) Propagation delay time Output enable time Output disable time Output rise/fall time Input capacitance tPHL tPLH tZL tZH tLZ tHZ tTLH tTHL Cin 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 — Ta = 25°C Ta = –40 to +85°C Min Typ Max Min Max — 12 20 — 25 — 12 20 — 25 — 12 30 — 38 — 12 30 — 38 — 15 30 — 38 — 15 30 — 38 — 4 12 — 15 — 4 12 — 15 — 5 10 — 10 Unit Test Conditions ns ns ns ns pF Test Circuit VCC Pulse generator ZOUT = 50 Ω See Function Table Input VCC Output C A Y Note: CL includes the probe and jig capacitance. Rev.2.00 Mar 30, 2006 page 4 of 8 1 k Ω S1 OPEN See under table GND *1 CL = 50 pF TEST tPLH / tPHL S1 OPEN tZH / tHZ tZL / tLZ GND VCC HD74HCT125, HD74HCT126 Waveforms • HD74HCT125 • Waveform – 1 tf tr 90 % 1.3 V Input A VCC 90 % 1.3 V 10 % 10 % 0V tPHL tPLH VOH Output Y 1.3 V 1.3 V VOL • Waveform – 2 Input C tf tr 90 % 1.3 V VCC 90 % 1.3 V 10 % 10 % tZL 0V tLZ VOH Waveform - A 1.3 V tZH Waveform - B 1.3 V 10 % VOL tHZ 90 % VOH VOL Notes : 1. tr ≤ 6 ns, tf ≤ 6 ns 2. Input waveform : PRR ≤ 1 MHz, duty cycle 50% 3. Waveform– A is for an output with internal conditions such that the output is low except when disabled by the output control. 4. Waveform– B is for an output with internal conditions such that the output is high except when disabled by the output control. Rev.2.00 Mar 30, 2006 page 5 of 8 HD74HCT125, HD74HCT126 Waveforms • HD74HCT126 • Waveform – 1 tf tr 90 % 1.3 V Input A VCC 90 % 1.3 V 10 % 10 % 0V tPHL tPLH VOH Output Y 1.3 V 1.3 V VOL • Waveform – 2 tr tf VCC 90 % 1.3 V 90 % 1.3 V Input C 10 % 10 % tZL 0V tLZ VOH Waveform - A 1.3 V tZH Waveform - B 1.3 V 10 % VOL tHZ 90 % VOH VOL Notes : 1. tr ≤ 6 ns, tf ≤ 6 ns 2. Input waveform : PRR ≤ 1 MHz, duty cycle 50% 3. Waveform– A is for an output with internal conditions such that the output is low except when disabled by the output control. 4. Waveform– B is for an output with internal conditions such that the output is high except when disabled by the output control. Rev.2.00 Mar 30, 2006 page 6 of 8 HD74HCT125, HD74HCT126 Package Dimensions JEITA Package Code P-DIP14-6.3x19.2-2.54 RENESAS Code PRDP0014AB-B Previous Code DP-14AV MASS[Typ.] 0.97g D 8 E 14 7 1 b3 A Z A1 Reference Symbol L e1 D E A A1 bp b3 c θ e Z L θ bp e c e1 ( Ni/Pd/Au plating ) JEITA Package Code P-SOP14-5.5x10.06-1.27 RENESAS Code PRSP0014DF-B *1 Previous Code FP-14DAV Dimension in Millimeters Min Nom Max 7.62 19.2 20.32 6.3 7.4 5.06 0.51 0.40 0.48 0.56 1.30 0.19 0.25 0.31 0° 15° 2.29 2.54 2.79 2.39 2.54 MASS[Typ.] 0.23g D F 14 NOTE) 1. DIMENSIONS"*1 (Nom)"AND"*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION"*3"DOES NOT INCLUDE TRIM OFFSET. 8 c HE *2 E bp Index mark Terminal cross section ( Ni/Pd/Au plating ) 1 Z 7 e *3 bp x Reference Dimension in Millimeters Symbol M A L1 A1 θ y L Detail F Rev.2.00 Mar 30, 2006 page 7 of 8 D E A2 A1 A bp b1 c c1 θ HE e x y Z L L1 Min Nom Max 10.06 10.5 5.50 0.00 0.10 0.20 2.20 0.34 0.40 0.46 0.15 0.20 0.25 0° 8° 7.50 7.80 8.00 1.27 0.12 0.15 1.42 0.50 0.70 0.90 1.15 HD74HCT125, HD74HCT126 JEITA Package Code P-TSSOP14-4.4x5-0.65 RENESAS Code PTSP0014JA-B *1 Previous Code TTP-14DV MASS[Typ.] 0.05g D F 14 8 NOTE) 1. DIMENSIONS"*1 (Nom)"AND"*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION"*3"DOES NOT INCLUDE TRIM OFFSET. HE c *2 E bp Index mark Terminal cross section ( Ni/Pd/Au plating ) Reference Dimension in Millimeters Symbol 7 1 *3 Z bp x M L1 A e A1 θ L y Detail F Rev.2.00 Mar 30, 2006 page 8 of 8 D E A2 A1 A bp b1 c c1 θ HE e x y Z L L1 Min Nom Max 5.00 5.30 4.40 0.03 0.07 0.10 1.10 0.15 0.20 0.25 0.10 0.15 0.20 0° 8° 6.20 6.40 6.60 0.65 0.13 0.10 0.83 0.4 0.5 0.6 1.0 Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. http://www.renesas.com RENESAS SALES OFFICES Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145 Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510 © 2006. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .6.0