DATASHEET Integrated Digital Light Sensor with Interrupt ISL29035 Features The ISL29035 is an integrated ambient and infrared light-to-digital converter with I2C (SMBus Compatible) Interface. Its advanced self-calibrated photodiode array emulates human eye response with excellent IR rejection. The on-chip ADC is capable of rejecting 50Hz and 60Hz flicker caused by artificial light sources. The Lux range select feature allows users to program the Lux range for optimized counts/Lux. • Resolution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16-bits ADC • Wide dynamic range . . . . . . . . . . . . . . . . . . . . . . .1:4,200,000 • Integrated noise reduction . . . . . . . . . . . . . . . . . . . . . 50/60Hz • Close to human eye response with excellent IR/UV rejection • Shutdown modes . . . . . . . . . . . . . . . .Software and Automatic For ambient light sensing, an internal 16-bit ADC has been designed based upon the charge-balancing technique. The ADC conversion time is nominally 105ms and is user adjustable from 11µs to 105ms, depending on oscillator frequency and ADC resolution. In normal operation, typical current consumption is 57µA. In order to further minimize power consumption, two power-down modes have been provided. If polling is chosen over continuous measurement of light, the auto-power-down function shuts down the whole chip after each ADC conversion for the measurement. The other power-down mode is controlled by software via the I2C interface. The power consumption can be reduced to less than 0.3µA when powered down. The ISL29035 supports a software brownout condition detection. The device powers up with the brownout bit asserted until the host clears it through the I2C interface. • Programmable interrupt threshold with persistence filter • Supply current (typ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57µA • Shutdown current (max) . . . . . . . . . . . . . . . . . . . . . . . . 0.51µA • I2C (SMB compatible) power supply . . . . . . . . . 1.7V to 3.63V • Sensor power supply . . . . . . . . . . . . . . . . . . . . . 2.25V to 3.63V • Operating temperature range. . . . . . . . . . . . . -40°C to +85°C • Small form factor package . . . . . . . 6 Ld 1.5x1.6x0.75 ODFN Applications • Mobile devices: smart phone, PDA, GPS • Computing devices: notebook PC, MacBook, tablets • Consumer devices: LCD-TV, digital camera • Industrial and medical light sensing The ISL29035 supports a software and hardware interrupt that remains asserted until the host clears it through the I2C interface. Function of ADC conversion continues without stopping after interrupt is asserted. Designed to operate on supplies from 2.25V to 3.63V with an I2C supply from 1.7V to 3.63V, the ISL29035 is specified for operation over the -40°C to +85°C ambient temperature range. 100 VDD VDD_PULLUP 1µF 4.7k 4.7k 4.7k 1.2 1 1.0 HUMAN EYE VDD SDA 6 SDA 0.8 0.6 AMBIENT LIGHT SENSOR MCU SCL 5 SCL GPIO 4 INT ISL29035 NC 3 0.4 GND 0.2 2 0 300 400 500 600 700 800 900 1000 1100 WAVELENGTH (nm) FIGURE 1. ISL29035 TYPICAL APPLICATION DIAGRAM November 12, 2014 FN8371.1 1 FIGURE 2. NORMALIZED SPECTRAL RESPONSE FOR AMBIENT LIGHT SENSING CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas LLC 2013, 2014. All Rights Reserved Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries. All other trademarks mentioned are the property of their respective owners. ISL29035 Block Diagram VDD 1 IREF COMMAND REGISTER fOSC R 500k PHOTODIODE ARRAY LIGHT DATA PROCESS 2 CMD I C/SMB Register 5 SCL 6 SDA DATA Register INTEGRATING ADC INTERRUPT 2 4 GND INT Pin Descriptions Pin Configuration ISL29035 (6 LD ODFN) TOP VIEW VDD 1 6 SDA GND 2 5 SCL NC 3 4 INT PIN NUMBER PIN NAME 1 VDD Positive supply 2 GND Ground pin 3 NC No Connect 4 INT Interrupt pin; LOW for interrupt alarming. INT pin is open drain. INT remains asserted until the interrupt status bit is reset. 5 SCL I2C serial clock 6 SDA I2C serial data DESCRIPTION Ordering Information PART NUMBER (Notes 2, 3) ISL29035IROZ-T7 (Note 1) ISL29035EVAL1Z TEMP RANGE (°C) PACKAGE TAPE & REEL (Pb-free) PKG. DWG. # -40 to +85 6 Ld ODFN L6.1.5x1.6 Evaluation Board................................................................................................................................................................ NOTES: 1. Please refer to TB347 for details on reel specifications. 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu-Ag plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 3. For Moisture Sensitivity Level (MSL), please see product information page for ISL29035. For more information on MSL, please see tech brief TB477. Submit Document Feedback 2 FN8371.1 November 12, 2014 ISL29035 Absolute Maximum Ratings Thermal Information VDD to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +4.0V I2C Bus (SCL, SDA) and INT Pin Voltage. . . . . . . . . . . . . . . . . . -0.2V to 4.0V I2C Bus (SCL, SDA) and INT Pin Current. . . . . . . . . . . . . . . . . . . . . . . <10mA Input Voltage Slew Rate (Max) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.1V/µs ESD Ratings Human Body Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3kV Thermal Resistance (Typical) JA (°C/W) 210 6 Ld ODFN Package (Note 4) . . . . . . . . . . . . . . . . . . . . . Maximum Junction Temperature (TJMAX). . . . . . . . . . . . . . . . . . . . . . . +90°C Storage Temperature Range. . . . . . . . . . . . . . . . . . . . . . . .-40°C to +100°C Operating Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40°C to +85°C Pb-Free Reflow Profile (*) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see TB477 *Peak temperature during solder reflow +235°C max CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty. NOTE: 4. JA is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See Tech Brief TB379. Electrical Specifications PARAMETER VDD = 3.0V, TA = +25°C, 16-bit ADC operation, unless otherwise specified. DESCRIPTION VDD Power Supply Range IDD Supply Current IDD1 Supply Current when Powered Down MIN (Note 7) MAX (Note 7) UNITS 3.63 V 57 85 µA 0.24 0.51 µA TYP 2.25 I2C VI2C Supply Voltage Range for tint ADC Integration/Conversion Time FI2C I2C Clock Rate Range DATA_0 TEST CONDITIONS Software disabled or auto power-down Interface Count Output When Dark DATA_F Full Scale ADC Code %/Value Part-to-Part Variation (3 population) 1.7 3.63 16-bit ADC data V 105 ms 400 kHz E = 0 Lux, Range 0 (1k Lux) 1 5 Counts E = 300 Lux, Cold White LED Range 0 (1k Lux) ±5 65535 Counts % ADCR0 Light Count Output with LSB of 0.015 Lux/count E = 300 Lux, Cold White LED (Note 5), ALS Range 0 (1k Lux) 20473 Counts ADCR1 Light Count Output with LSB of 0.06 Lux/count E = 300 Lux, Cold White LED (Note 5), ALS Range 1 (4k Lux) 5100 Counts ADCR2 Light Count Output with LSB of 0.24 Lux/count E = 300 Lux, Cold White LED, ALS Range 2 (16k Lux) 1400 Counts ADCR3 Light Count Output with LSB of 0.96 Lux/count E = 300 Lux, Cold White LED (Note 5), ALS Range 3 (64k Lux) 366 Counts ADC_IRR0 Infrared Count Output Range 0 (1k Lux) ADC_IRR1 Infrared Count Output Range 1 (4k Lux) 481 ADC_IRR2 Infrared Count Output Range 2 (16k Lux) 148 ADC_IRR3 Infrared Count Output Range 3 (64k Lux) 42 1402 1997 2598 ISDA SDA Current Sinking Capability 4 5 mA IINT INT Current Sinking Capability 4 5 mA NOTES: 5. 550nm green LED is used in production test. The 550nm LED irradiance is calibrated to produce the same DATA count against an illuminance level of 300 Lux Cold White LED. 6. 850nm IR LED is used in production test. The 850nm LED irradiance is calibrated to produce the same DATA_IR count against an illuminance level of 210 Lux sunlight at sea level. 7. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design. 8. A illuminant is intended to represent typical, domestic, tungsten-filament lighting. Its CCT is about 2856K. 9. D series of illuminants are constructed to represent natural daylight. D65 is used in lab to represent as noon light to test. Its CCT is 6504K 10. F series of illuminants represent various types of fluorescent lighting. F2 is cool white fluorescent using in lab to test. Its CCT is 4230K Submit Document Feedback 3 FN8371.1 November 12, 2014 ISL29035 I2C Interface Specifications SYMBOL VDD = 3.0V, TA = +25°C, 16-bit ADC operation, unless otherwise specified. PARAMETER VIL SDA and SCL Input Buffer LOW Voltage VIH SDA and SCL Input Buffer HIGH Voltage VHys (Note 11) SDA and SCL Input Buffer Hysteresis VOL (Note 11) SDA Output Buffer LOW Voltage (open-drain), Sinking 4mA CPIN (Note 11) SDA and SCL Pin Capacitance CONDITIONS MIN (Note 7) TYP MAX (Note 7) UNITS 0.55 1.25 V V 0.05 x VDD 0 TA = +25°C, f = 1MHz, VDD = 5V, VIN = 0V, VOUT = 0V V 0.06 0.4 V 10 pF fSCL SCL Frequency 400 kHz tIN Pulse Width Suppression Time at SDA and Any pulse narrower than the max spec is SCL Inputs suppressed 50 ns tAA SCL Falling Edge to SDA Output Data Valid 900 ns tBUF Time the Bus Must be Free Before the Start of a New Transmission 1300 ns tLOW Clock LOW Time 1300 ns tHIGH Clock HIGH Time 600 ns tSU:STA START Condition Setup Time 600 ns tHD:STA START Condition Hold Time 600 ns tSU:DAT Input Data Setup Time 100 ns tHD:DAT Input Data Hold Time 30 ns tSU:STO STOP Condition Setup Time 600 ns tHD:STO STOP Condition Hold Time 600 ns tDH Output Data Hold Time 0 ns tR (Note 11) SDA and SCL Rise Time 20 + 0.1 x Cb ns tF (Note 11) SDA and SCL Fall Time 20 + 0.1 x Cb ns Cb (Note 13) Capacitive Loading of SDA or SCL RPU (Note 11) SDA and SCL Bus Pull-up Resistor Off-chip Maximum is determined by tR and tF. For Cb = 400pF, max is about 2kΩ ~ 2.5kΩ For Cb = 40pF, max is about 15kΩ ~ 20kΩ Total on-chip and off-chip 400 1 pF kΩ NOTES: 11. Limits should be considered typical and are not production tested. 12. These are I2C specific parameters and are not tested, however, they are used to set conditions for testing devices to validate specification. 13. Cb is the capacitance of the bus in pF. Submit Document Feedback 4 FN8371.1 November 12, 2014 ISL29035 SDA vs SCL Timing tHIGH tLOW SCL tHD:STO tR tF tSU:DAT tSU:STA tHD:DAT tSU:STO tHD:STA SDA (INPUT TIMING) tDH tAA tBUF SDA (OUTPUT TIMING) FIGURE 3. I2C BUS TIMING SCL SDA 8TH BIT OF LAST BYTE ACK tWC STOP CONDITION START CONDITION FIGURE 4. I2C WRITE CYCLE TIMING Submit Document Feedback 5 FN8371.1 November 12, 2014 ISL29035 Typical Performance Curves 1.2 1.2 1.0 1.0 NORMALIZED ALS FSR HUMAN EYE 0.8 AMBIENT LIGHT SENSOR 0.6 0.4 0.2 0.8 0.6 0.4 0.2 0 300 400 500 600 700 800 900 1000 0 -60 -50 1100 -40 -30 WAVELENGTH (nm) 10 8 6 4 2 0 -60 -50 -40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100 TEMPERATURE (°C) FIGURE 7. TEMPERATURE TEST IN DARK CONDITION Submit Document Feedback 6 0 10 20 30 40 50 60 FIGURE 6. NORMALIZED RADIATION PATTERN ALS MEASURED LUX 1000 lux RANGE (ux) ALS READING 1000 Lux RANGE (COUNTS) 12 -10 ANGLE (°) FIGURE 5. NORMALIZED SPECTRAL RESPONSE FOR AMBIENT LIGHT SENSING AND IR SENSING 14 -20 1000 800 600 400 200 0 0 200 400 600 800 1000 T-10 Lux METER (Lux) FIGURE 8. ALS TRANSFER FUNCTION UNDER F2 LIGHT SOURCE FN8371.1 November 12, 2014 ISL29035 Principles of Operation Photodiodes and ADC The ISL29035 contains two photodiode arrays, which convert light into current. The spectral response for ambient light sensing and IR sensing is shown in Figure 5 on page 6. After light is converted to current during the light signal process, the current output is converted to digital by a built-in 16-bit Analog-to-Digital Converter (ADC). An I2C command reads the ambient light or IR intensity in counts. The converter is a charge-balancing integrating type 16-bit ADC. The chosen method for conversion is best for converting small current signals in the presence of an AC periodic noise. A 105ms integration time, for instance, highly rejects 50Hz and 60Hz power line noise simultaneously. The integration time of the built-in ADC is determined by the internal oscillator, and the n-bit (n = 4, 8, 12, 16) counter inside the ADC. A good balancing act of integration time and resolution (depending on the application) is required for optimal results. The ADC has I2C programmable range select to dynamically accommodate various lighting conditions. For very dim conditions, the ADC can be configured at its lowest range (Range 0) in the ambient light sensing. Low-Power Operation The ISL29035 initial operation is at the power-down mode after a supply voltage is provided. The data registers contain the default value of 0. When the ISL29035 receives an I2C command to do a one-time measurement from an I2C master, it will start ADC conversion with light sensing. It will go to the power-down mode automatically after one conversion is finished and keep the conversion data available for the master to fetch anytime afterwards. The ISL29035 will continuously do ADC conversion with light sensing if it receives an I2C command of continuous measurement. It will continuously update the data registers with the latest conversion data. It will go to the power-down mode after it receives the I2C command of power-down. Ambient Light and IR Sensing There are four operational modes in ISL29035: Programmable ALS once with auto power-down, programmable IR sensing once with auto power-down, programmable continuous ALS sensing and programmable continuous IR sensing. These four modes can be programmed in series to fulfill the application needs. The detailed program configuration is listed in “Command-I Register (Address: 0x00)” on page 10. When the part is programmed for ambient light sensing, the ambient light with wavelength within the “Ambient Light Sensing” spectral response curve in Figure 14 is converted into current. With ADC, the current is converted to an unsigned n-bit (up to 16 bits) digital output. When the part is programmed for infrared (IR) sensing, the IR light with wavelength within the “IR Sensing” spectral response curve in Figure 14 is converted into current. With ADC, the current is converted to an unsigned n-bit (up to 16-bits) digital output. Submit Document Feedback 7 Interrupt Function The active low interrupt pin is an open drain pull-down configuration. The interrupt pin serves as an alarm or monitoring function to determine whether the ambient light level exceeds the upper threshold or goes below the lower threshold. It should be noted that the function of ADC conversion continues without stopping after interrupt is asserted. If the user needs to read the ADC count that triggers the interrupt, the reading should be done before the data registers are refreshed by the following conversions. The user can also configure the persistency of the interrupt pin. This reduces the possibility of false triggers, such as noise or sudden spikes in ambient light conditions. An unexpected camera flash, for example, can be ignored by setting the persistency to 8 integration cycles. Serial Interface The ISL29035 supports the Inter-Integrated Circuit (I2C) bus data transmission protocol. The I2C bus is a two-wire serial bidirectional interface consisting of SCL (clock) and SDA (data). Both the wires are connected to the device supply via pull-up resistors. The I2C protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The transmitting device pulls down the SDA line to transmit a “0” and releases it to transmit a “1”. The master always initiates the data transfer, only when the bus is not busy, and provides the clock for both transmit and receive operations. The ISL29035 operates as a slave device in all applications. The serial communication over the I2C interface is conducted by sending the most significant bit (MSB) of each byte of data first. Start Condition During data transfer, the SDA line must remain stable while the SCL line is HIGH. All I2C interface operations must begin with a START condition, which is a HIGH-to-LOW transition of SDA while SCL is HIGH (refer to Figure 11 on page 8). The ISL29035 continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (refer to Figure 11). A START condition is ignored during the power-up sequence. Stop Condition All I2C interface operations must be terminated by a STOP condition, which is a LOW-to-HIGH transition of SDA while SCL is HIGH (refer to Figure 11). A STOP condition at the end of a read/write operation places the device in its standby mode. If a stop is issued in the middle of a Data byte, or before 1 full Data byte + ACK is sent, then the serial communication of the ISL29035 resets itself without performing the read/write. The contents of the array are not affected. Acknowledge An acknowledge (ACK) is a software convention used to indicate a successful data transfer. The transmitting device releases the SDA bus after transmitting 8-bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (refer to Figure 11). The ISL29035 responds with an ACK after recognition of a START condition FN8371.1 November 12, 2014 ISL29035 followed by a valid Identification Byte, and once again, after successful receipt of an Address Byte. The ISL29035 also responds with an ACK after receiving a Data byte of a write operation. The master must respond with an ACK after receiving a Data byte of a read operation. Device Addressing Following a START condition, the master must output a Device Address byte. The 7 MSBs of the Device Address byte are known as the device identifier. The device identifier bits of the ISL29035 are internally hard-wired as “1000100”. The LSB of the Device Address byte is defined as a read or write (R/W) bit. When this R/W bit is a “1”, a read operation is selected and when “0”, a write operation is selected (refer to Figure 9). The master generates a START condition followed by Device Address byte 1000100x (x as R/W) and the ISL29035 compares it with the internal device identifier. Upon a correct comparison, the device outputs an acknowledge (LOW) on the SDA line (refer to Figure 11). 1 0 0 0 1 0 0 R/W DEVICE ADDRESS BYTE A7 A6 A5 A4 A3 A2 A1 A0 REGISTER ADDRESS BYTE D7 D6 D5 D4 D3 D2 D1 D0 DATA BYTE FIGURE 9. DEVICE ADDRESS, REGISTER ADDRESS AND DATA BYTE S IG N A L F R O M M A S T E R D E V IC E S IG N A L A T S D A S T D E V IC E A D D R E S S A BYTE R T 1 0 0 0 1 0 0 0 Write Operation BYTE WRITE In a byte write operation, the ISL29035 requires the Device Address byte, Register Address byte, and the Data byte. The master starts the communication with a START condition. Upon receipt of the Device Address byte, Register Address byte, and the Data byte, the ISL29035 responds with an acknowledge (ACK). Following the ISL29035 data acknowledge response, the master terminates the transfer by generating a STOP condition. The ISL29035 then begins an internal write cycle of the data to the volatile memory. During the internal write cycle, the device inputs are disabled and the SDA line is in a high impedance state, so the device will not respond to any requests from the master (refer to Figure 10). BURST WRITE The ISL29035 has a burst write operation, which allows the master to write multiple consecutive bytes from a specific address location. It is initiated in the same manner as the byte write operation, but instead of terminating the write cycle after the first Data byte is transferred, the master can write to the whole register array. After the receipt of each byte, the ISL29035 responds with an acknowledge, and the address is internally incremented by one. The address pointer remains at the last address byte written. When the counter reaches the end of the register address list, it “rolls over” and goes back to the first Register Address. ADDRESS BYTE A C K S IG N A L S F R O M S L A V E D E V IC E S T O P DATA BYTE A C K A C K FIGURE 10. BYTE WRITE SEQUENCE SCL FROM MASTER 8 th CLK th 9 CLK HIGH IMPEDANCE SDA FROM TRANSMITTER SDA FROM RECEIVER START DATA STABLE DATA CHANGE DATA STABLE ACK STOP FIGURE 11. START, DATA STABLE, ACKNOWLEDGE AND STOP CONDITION Submit Document Feedback 8 FN8371.1 November 12, 2014 ISL29035 Read Operation The ISL29035 has two basic read operations: Byte Read and Burst Read. BYTE READ Byte read operations allow the master to access any register location in the ISL29035. The Byte read operation is a two step process. The master issues the START condition and the Device Address byte with the R/W bit set to “0”, receives an acknowledge, then issues the Register Address byte. After acknowledging receipt of the register address byte, the master immediately issues another START condition and the Device Address byte with the R/W bit set to “1”. This is followed by an acknowledge from the device and then by the 8-bit data word. The master terminates the read operation by not responding with an acknowledge and then issuing a stop condition (refer to Figure 12). BURST READ Burst read operation is identical to the Byte Read operation. After the first Data byte is transmitted, the master now responds with an acknowledge, indicating it requires additional data. The device continues to output data for each acknowledge received. S T A DEVICE ADDRESS WRITE R T 1 0 0 0 1 0 0 0 SIGNAL FROM MASTER DEVICE SIGNAL AT SDA The master terminates the read operation by not responding with an acknowledge but issuing a STOP condition (refer to Figure 13). For more information about the I2C standard, please consult the Phillips™ I2C specification documents. Power-On Reset The Power-On Reset (POR) circuitry protects the internal logic against powering up in the incorrect state. The ISL29035 will power-up into Standby mode after VDD exceeds the POR trigger level and will power-down into Reset mode when VDD drops below the POR trigger level. This bidirectional POR feature protects the device against ‘brown-out’ failure following a temporary loss of power. The POR is an important feature because it prevents the ISL29035 from starting to operate with insufficient voltage, prior to stabilization of the internal bandgap. The ISL29035 prevents communication to its registers and greatly reduces the likelihood of data corruption on power-up. ADDRESS BYTE A C K SIGNALS FROM SLAVE DEVICE S T A DEVICE ADDRESS READ R T 1 0 0 0 1 0 0 1 DATA BYTE S T O P A C K A C K FIGURE 12. BYTE ADDRESS READ SEQUENCE SIGNAL FROM MASTER DEVICE S T A DEVICE ADDRESS WRITE R T SIGNAL AT SDA 1 0 0 0 1 0 0 0 ADDRESS BYTE DATA BYTE 2 DATA BYTE 1 DATA BYTE n S T O P 1 0 0 0 1 0 0 1 A C K SIGNALS FROM SLAVE DEVICE S T A DEVICE ADDRESS READ R T A C K A C K A C K A C K (“n” is any integer greater than 1) FIGURE 13. BURST READ SEQUENCE Submit Document Feedback 9 FN8371.1 November 12, 2014 ISL29035 TABLE 1. REGISTER MAP REGISTER ADDRESS NAME REGISTER BITS DEC HEX B7 B6 B5 COMMAND-I 0 0x00 OP2 OP1 OP0 COMMAND-II 1 0x01 DATALSB 2 0x02 D7 D6 D5 DATAMSB 3 0x03 D15 D14 INT_LT_LSB 4 0x04 TL7 INT_LT_MSB 5 0x05 INT_HT_LSB 6 INT_HT_MSB ID B4 B2 B1 B0 DEFAULT ACCESS INT PRST1 PRST0 0x00 RW RES1 RES0 RANGE1 RANGE0 0x00 RW D4 D3 D2 D1 D0 0x00 RO D13 D12 D11 D10 D9 D8 0x00 RO TL6 TL5 TL4 TL3 TL2 TL1 TL0 0x00 RW TL15 TL14 TL13 TL12 TL11 TL10 TL9 TL8 0x00 RW 0x06 TH7 TH6 TH5 TH4 TH3 TH2 TH1 TH0 0xFF RW 7 0x07 TH15 TH14 TH13 TH12 TH11 TH10 TH9 TH8 0xFF RW 15 0x0F BOUT RESERVED 1 0 1 1x101xxx RW RESERVED RESERVED Register Description All the features of the device are controlled by the registers. The ADC data can also be read. The following sections explain the details of each register bit. All RESERVED bits are Intersil used bits ONLY. The value of the reserved bit can change without notice. Decimal to Hexadecimal Conversion To convert decimal value to hexadecimal value, divide the decimal number by 16, and write the remainder on the side as the least significant digit. This process is continued by dividing the quotient by 16 and writing the remainder until the quotient is 0. When performing the division, the remainders, which will represent the hexadecimal equivalent of the decimal number, are written beginning with the least significant digit (right) and each new digit is written to the next more significant digit (the left) of the previous digit. Consider the number 175 decimal. TABLE 2. DECIMAL TO HEXADECIMAL DIVISION QUOTIENT REMAINDER HEX NUMBER 175/16 10 = A 15 = F 0xAF Command-I Register (Address: 0x00) TABLE 3. COMMAND-I REGISTER ADDRESS NAME REGISTER BITS B6 B5 B4 B3 B2 B1 B0 DFLT (Hex) COMMANDI 0x00 OP2 OP1 OP0 RESERVED INT PRST1 PRST0 0x00 The Command-I register consists of control and status bits. In this register, there are two interrupt persist bits, one interrupt status bit, and three operation mode bits. The operation mode Submit Document Feedback 10 RESERVED bits and the interrupt persist bits are independent of each other. The default register value is 0x00 at power-on. Following are detailed descriptions of the control registers related to the operation of the ISL29035 ambient light sensor device. These registers are accessed by the I2C serial interface. For details on the I2C interface, refer to “Serial Interface” on page 7. ADDR (Hex) B7 B3 INTERRUPT PERSIST BITS (B0 - B1) The interrupt persist bits provide control over when interrupts occur. There are four different selections for this feature. A value of n (where n is 1, 4, 8, and 16) results in an interrupt only if the value remains outside the threshold window for n consecutive integration cycles. For example, if n is equal to 16 and the ADC resolution is set to 16-bits, then the integration time is 105ms. An interrupt is generated whenever the last conversion results in a value outside of the programmed threshold window. The interrupt is active-low and remains asserted until cleared by writing the COMMAND register with the CLEAR bit set. Table 4 lists the possible interrupt persist bits. TABLE 4. INTERRUPT PERSIST BITS B1 B0 NUMBER OF INTEGRATION CYCLES (n) 0 0 1 0 1 4 1 0 8 1 1 16 INTERRUPT STATUS BIT (B2) The interrupt status bit (INT) is a status bit for light intensity detection. The bit is set to logic HIGH when the light intensity crosses the interrupt thresholds window (register address 0x04 - 0x07), and set to logic LOW when it is within the interrupt thresholds window. Once the interrupt is triggered, the INT pin goes low and the interrupt status bit goes HIGH until the status bit is polled through the I2C read command. Both the INT pin and the interrupt status bit are automatically cleared at the end of the 8-bit Device Register byte (0x00) transfer. Table 5 shows the interrupt status states. TABLE 5. INTERRUPT STATUS BIT (INT) BIT 2 OPERATION 0 Interrupt is cleared or not triggered yet 1 Interrupt is triggered FN8371.1 November 12, 2014 ISL29035 OPERATION MODE BITS (B5 - B7) The ISL29035 has different operating modes. These modes are selected by setting B5 - B7 bits on register address 0x00. The device powers up on a disable mode. Table 6 lists the possible operating modes. TABLE 6. OPERATING MODES BITS B7 B6 B5 0 0 OPERATION 0 Power-down the device (Default) The device measures ALS only once every integration cycle. This is the lowest operating mode. (Note 14) 0 0 1 0 1 0 IR once 0 1 1 Reserved (DO NOT USE) 1 0 0 Reserved (DO NOT USE) 1 0 1 Measures ALS continuously 1 1 0 Measures IR continuous 1 1 1 Reserved (DO NOT USE) signal for a measurement. Table 9 lists the possible ADC resolution. Only 16bit ADC resolution can reject better 50/60Hz noise flickering light source. . TABLE 9. ADC RESOLUTION DATA WIDTH B3 B2 0 0 216 = 65,536 16 0 1 212 12 1 0 28 = 256 8 1 24 4 1 = 4,096 = 16 TABLE 10. INTEGRATION TIME OF n-BIT ADC n # ADC BITS INTEGRATION TIME (ms) 4 0.0256 8 0.41 12 6.5 16 105 Data Registers (Addresses: 0x02 and 0x03) Command-II Register (Address: 0x01) TABLE 11. ADC REGISTER BITS TABLE 7. COMMAND-II REGISTER BITS ADDR (Hex) B7 B6 B5 B4 COMMANDII 0x01 n-BIT ADC Integration Time NOTE: 14. Intersil does not recommend using this mode. NAME NUMBER OF CLOCK CYCLES RESERVED REGISTER BITS B3 B2 B1 B0 DFLT (Hex) RES1 RES0 RANGE1 RANGE0 0x00 The Command-II register consists of ADC control bits. In this register, there are two range bits and two ADAC resolution bits. The default register value is 0x00 at power-on. FULL SCALE LUX RANGE (B0 - B1) The full scale Lux range has four different selectable ranges. The range determines the full scale Lux range (1k, 4k, 16k, and 64k). Each range has a maximum allowable Lux value. Lower range values offer better resolution. Table 8 lists the possible values of Lux. RANGE SELECTION B1 B0 FULL SCALE LUX RANGE (LUX) 0 0 0 1,000 1 0 1 4,000 2 1 0 16,000 3 1 1 64,000 B5 B4 B3 B2 DFLT B1 B0 (Hex) 0x02 D7 D6 D5 D4 D3 D2 D1 D0 0x00 0x03 D15 D14 D13 D12 D11 D10 D9 D8 0x00 DATALSB DATAMSB The ISL29035 has two 8-bit read-only registers to hold the upper and lower byte of the ADC value. The upper byte is accessed at address 0x03 and the lower byte is accessed at address 0x02. For 16-bit resolution, the data is from D0 to D15; for 12-bit resolution, the data is from D0 to D11; for 8-bit resolution, the data is from D0 to D7 and for 4-bit resolution, the data is from D0 to D3. The registers are refreshed after every conversion cycle. The default register value is 0x00 at power-on. TABLE 12. ADC DATA REGISTERS B2 and B3 determine the ADC’s resolution and the number of clock cycles per conversion. Changing the number of clock cycles does more than just change the resolution of the device; it also changes the integration time, which is the period the device’s analog-to-digital (A/D) converter samples the photodiode current CONTENTS 0x02 D0 is LSB for 4-, 8-, 12- or 16-bit resolution; D3 is MSB for 4-bit resolution; D7 is MSB for 8-bit resolution 0x03 D15 is MSB for 16-bit resolution; D11 is MSB for 12-bit resolution Lower Interrupt Threshold Registers (Address: 0x04 and 0x05) TABLE 13. INTERRUPT REGISTER BITS ADC RESOLUTION (B3 - B2) 11 B6 ADDR (Hex) ADDRESS (HEX) TABLE 8. RANGE REGISTER BITS Submit Document Feedback REGISTER BITS B7 NAME REGISTER BITS ADDR (Hex) B7 B6 B5 B4 B3 B2 INT_LT_LSB 0x04 TL7 TL6 TL5 TL4 TL3 TL2 TL1 TL0 0x00 NAME DFLT B1 B0 (Hex) INT_LT_MSB 0x05 TL15 TL14 TL13 TL12 TL11 TL10 TL9 TL8 0x00 FN8371.1 November 12, 2014 ISL29035 The lower interrupt threshold registers are used to set the lower trigger point for interrupt generation. If the ALS value crosses below or is equal to the lower threshold, an interrupt is asserted on the interrupt pin and the interrupt status. Registers INT_LT_LSB (0x04) and INT_LT_MSB (0x05) provide the low and high bytes, respectively, of the lower interrupt threshold. The high and low bytes from each set of registers are combined to form a 16-bit threshold value. The interrupt threshold registers default to 0x00 upon power-up. Upper Interrupt Threshold Registers (Address: 0x06 and 0x07) Applications Information The plot below is a normalized spectral response of various types of light sources for reference. 0.9 DFLT B1 B0 (Hex) B7 B6 B5 B4 B3 B2 INT_HT_LSB 0x06 TH7 TH6 TH5 TH4 TH3 TH2 TH1 TH0 0xFF INT_HT_MSB 0x07 TH15 TH14 TH13 TH12 TH11 TH10 TH9 TH8 0xFF NORMALIZED INTENSITY NAME REGISTER BITS The default register value is 0xA8 at power-on. 1.0 TABLE 14. INTERRUPT REGISTER BITS ADDR (Hex) status bit should be reset to “BOUT = 0” by an I2C write command during the initial configuration of the device. FLUORESCENT 0.8 0.7 0.6 HALOGEN 0.5 INCAND. SUN 0.4 0.3 0.2 0.1 The upper interrupt threshold registers are used to set the upper trigger point for interrupt generation. If the ALS value crosses above or is equal to the upper threshold, an interrupt is asserted on the interrupt pin and the interrupt status. Registers INT_HT_LSB (0x06) and INT_HT_MSB (0x07) provide the low and high bytes, respectively, of the upper interrupt threshold. The high and low bytes from each set of registers are combined to form a 16-bit threshold value. The interrupt threshold registers default to 0xFF on power-up. ID Register (Address: 0x0F) ID REGISTER BITS B7 B6 B5 B4 B3 B2 B1 B0 0x0F BOUT RESERVED 1 0 550 750 950 WAVELENGTH (nm) FIGURE 14. NORMALIZED SPECTRAL RESPONSE OF LIGHT SOURCES Calculating Lux The ISL29035’s ADC output codes, DATA, are directly proportional to Lux in the ambient light sensing. (EQ. 1) E cal = DATA TABLE 15. ID REGISTER BITS ADDR NAME (Hex) 0 350 1 DFLT RESERVED 1x101xxx The ID register has three different type of information. RESERVED BITS (B0 - B2 AND B6) All RESERVED bits on the ISL29035 are Intersil used bits only. Bit0 - Bit2 and Bit6 are RESERVED bits where their value might change without any notification to the user. It is advised when using the identification bits to identify the device in a system the software should mask the Bit0 - Bit2 and Bit6 – Bit7 to properly identify the device. Here, Ecal is the calculated Lux reading. The constant is determined by the Full Scale Range and the ADC’s maximum output counts. The constant is independent of the light sources (fluorescent, incandescent and sunlight) because the light sources’ IR component is removed during the light signal process. The constant can also be viewed as the sensitivity (the smallest Lux measurement the device can measure). Range = ---------------------------Count max (EQ. 2) Here, Range is defined in Table 8 on page 11. Countmax is the maximum output counts from the ADC. The transfer function used for n-bits ADC becomes: DEVICE ID BITS (B3 – B5) Range E cal = ------------------- DATA n 2 The ISL29035 provides 3-bits to identify the device in a system. These bits are located on register address 0x0F, Bit3 – Bit5. The identification bit value for the ISL29035 is xx101xxx. The device identification bits are read only bits. It is important to notice that Bit7 is a status bit for brownout condition (BOUT). Here, n = 4, 8, 12 or 16. This is the number of ADC bits programmed in the command register. 2n represents the maximum number of counts possible from the ADC output. Data is the ADC output stored in the data registers (02 hex and 03 hex). BROWNOUT STATUS BIT - BOUT (B7) Enhancing EV Accuracy Bit7 on register address 0x0F is a status bit for brownout condition (BOUT). The default value of this bit is “BOUT = 1” during the initial power-up, which indicates the device may possibly have gone through a brownout condition. Therefore, the The device has on chip passive optical filter designed to block (reject) most of the incident Infra Red. However, EV measurement may be vary under differing IR-content light sources. In order to optimize the measurement variation Submit Document Feedback 12 (EQ. 3) FN8371.1 November 12, 2014 ISL29035 between differing IR-content light sources, ISL29035 provides IR channel which is programmed at COMMAND-1 (Reg0x0) to measure IR level of differing IR-content light sources. The ISL29035’s ADC output codes, DATA, are directly proportional to the IR intensity received in the IR sensing. DATA IR = E IR Route the supply and I2C traces as far as possible from all sources of noise. Use two power-supply decoupling capacitors, 1µF and 0.1µF, placed close to the device. (EQ. 4) Soldering Considerations (EQ. 5) Convection heating is recommended for reflow soldering; direct-infrared heating is not recommended. The plastic ODFN package does not require a custom reflow soldering profile, and is qualified to +260°C. A standard reflow soldering profile with a +260°C maximum is recommended. Then EV accuracy can be found in Equation 5: EV Accuracy = KxDATA EV + DATA IR significantly noisy environments. There are only a few considerations that will ensure best performance. Here, DATAEV is the received ambient light intensity ADC output codes. K is a resolution of visible portion. Its unit is Lux/count. The typical values of K is 0.82. DATAIR is the received IR intensity. The constant changes with the spectrum of background IR, such as A, F2 and D65 (Notes 8, 9 and 10). The also changes with the ADC’s range and resolution selections. A typical for range1 and range2 is -11292.86 and range3 and range4 is 2137.14 without IR tinted glass. Noise Rejection Electrical AC power worldwide is distributed at either 50Hz or 60Hz. Artificial light sources vary in intensity at the AC power frequencies. The undesired interference frequencies are infused on the electrical signals. This variation is one of the main sources of noise for the light sensors. Integrating type ADC’s have excellent noise-rejection characteristics for periodic noise sources whose frequency is an integer multiple of the conversion rate. By setting the sensor’s integration time to an integer multiple of periodic noise signal, the performance of an ambient light sensor can be improved greatly in the presence of noise. In order to reject the AC noise, the integration time of the sensor must to adjusted to match the AC noise cycle. For instance, a 60Hz AC unwanted signal’s sum from 0ms to k*16.66ms (k = 1,2...ki) is zero. Similarly, setting the device’s integration time to be an integer multiple of the periodic noise signal greatly improves the light sensor output signal in the presence of noise. Suggested PCB Footprint It is important that users check the “Surface Mount Assembly Guidelines for Optical Dual Flat Pack No Lead (ODFN) Package” before starting ODFN product board mounting: TB477 Temperature Coefficient The limits stated for temperature coefficient (TC) are governed by the method of measurement. The “Box” method is usually used for specifying the temperature coefficient. The overwhelming standard for specifying the temperature drift of a reference is to evaluate the maximum voltage change over the specified temperature range. This yields ppm/°C, and is calculated using Equation 6: V HIGH – V LOW 6 TC = ---------------------------------------------------------------------------------- 10 V NOMINAL T HIGH – T LOW (EQ. 6) where: VHIGH is the maximum reference voltage over the temperature range. VLOW is the minimum reference voltage over the temperature range. VNOMINAL is the nominal reference voltage at +25°C. THIGH - TLOW is the specified temperature range (°C) Digital Inputs and Termination The ISL29035 digital inputs are guaranteed to CMOS levels. The internal register is updated on the rising edge of the clock. To minimize reflections, proper termination should be implemented. If the lines driving the clock and the digital inputs are 50Ω lines, then 50Ω termination resistors should be placed as close to the sensor inputs as possible, connected to the digital ground plane (if separate grounds are used). Board Mounting Considerations Typical Circuit For applications requiring the light measurement, the board mounting location should be reviewed. The device uses an Optical Dual Flat Pack No Lead (ODFN) package, which subjects the die to mild stresses when the printed circuit (PC) board is heated and cooled, which slightly changes the shape. Because of these die stresses, placing the device in areas subject to slight twisting can cause degradation of reference voltage accuracy. It is normally best to place the device near the edge of a board, or on the shortest side, because the axis of bending is most limited in that location. A typical application for the ISL29035 is shown in Figure 15. The ISL29035’s I2C address is internally hard-wired as 1000100. The device can be tied onto a system’s I2C bus, together with other I2C compliant devices. Layout Considerations The ISL29035 is relatively insensitive to layout. Like other I2C devices, it is intended to provide excellent performance even in Submit Document Feedback 13 FN8371.1 November 12, 2014 ISL29035 100 VDD_PULLUP VDD 1µF 4.7k 4.7k 4.7k 1 MCU SDA 6 SDA SCL 5 SCL GPIO 4 INT ISL29035 NC 3 SENSOR OFFSET VDD SENSOR GND 2 FIGURE 15. ISL29035 TYPICAL CIRCUIT Submit Document Feedback 14 FIGURE 16. 6 LD ODFN SENSOR LOCATION OUTLINE FN8371.1 November 12, 2014 ISL29035 Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision. DATE REVISION CHANGE November 12, 2014 FN8371.1 On page 1 updated: 90ms to 105ms and changed Shutdown current from 0.3 to 0.51 and corrected the Labels on Figure 2. Updated the Ordering Information on page 2. On page 2 updated pin configuration to show that Pin 1 is the longest pin. In “Electrical Specifications” on page 3 updated: - “Light Source Variation” to “Part-to-part Variation”. - test conditions for %/Value, ADCR0, ADCR1,ADCR2, ADCR3, ADC_IRR0, ADC_IRR1,ADC_IRR2, and ADC_IRR3 On page 6 corrected the labels on Figure 5. On page 7 updated: - under Photodiodes and ADC section Figure reference, changed from 100ms to 105ms, changed from Range 1 to Range 0. On page 10 under Interrupt Persist Bits (B0-B1) section, updated from 100ms to 105ms On page 11 added note for Table 6 and verbiage under ADC Resolution (B3-B2) section On page 13 updated the Temperature Coefficient section. September 18, 2013 FN8371.0 Initial Release. About Intersil Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets. For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com. You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask. Reliability reports are also available from our website at www.intersil.com/support For additional products, see www.intersil.com/en/products.html Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com Submit Document Feedback 15 FN8371.1 November 12, 2014 ISL29035 Package Outline Drawing L6.1.5x1.6 6 LEAD OPTICAL DUAL FLAT NO-LEAD PLASTIC PACKAGE (ODFN) Rev 0, 5/12 1.50 0.55 PIN #1 INDEX AREA 6 PIN 1 0.50 1.60 (2X) 0.10 0.10 M C A B 4 0.25 TOP VIEW 0.40 0.70 BOTTOM VIEW 2.00 0.18 SEE DETAIL "X" 0.80 0.10 C 0.70 ± 0.05 C BASE PLANE SEATING PLANE 0.08 C 0.50 SIDE VIEW 0.25 PACKAGE OUTLINE 0.25 C 0 . 2 REF 5 0.70 0.65 0 . 00 MIN. 0 . 05 MAX. TYPICAL RECOMMENDED LAND PATTERN DETAIL “X” NOTES: 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only. 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994. 3. Unless otherwise specified, tolerance: Decimal ± 0.05 4. Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. 5. Tiebar shown (if present) is a non-functional feature. 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature. Submit Document Feedback 16 FN8371.1 November 12, 2014