ISL12020M Datasheet

DATASHEET
Low Power RTC with Battery Backed SRAM, Integrated
±5ppm Temperature Compensation and Auto Daylight
Saving
ISL12020M
Features
The ISL12020M device is a low power Real Time Clock (RTC)
with an embedded temperature sensor and crystal. Device
functions include oscillator compensation, clock/calendar,
power fail and low battery monitors, brownout indicator,
one-time, periodic or polled alarms, intelligent battery backup
switching, Battery Reseal™ function and 128 bytes of
battery-backed user SRAM. The device is offered in a
20 Ld DFN module that contains the RTC and an embedded
32.768kHz quartz crystal. The calibrated oscillator provides
less than ±5ppm drift across the 0°C to +85°C temperature
range.
• Embedded 32.768kHz quartz crystal in the package
The RTC tracks time with separate registers for hours, minutes
and seconds. The calendar registers track date, month, year
and day of the week and are accurate through 2099, with
automatic leap year correction.
• VDD and battery status monitors
• 20 Ld DFN package (for SOIC version, refer to the
ISL12022M)
• Calendar
• On-chip oscillator temperature compensation
• 10-bit digital temperature sensor output
• 15 selectable frequency outputs
• Interrupt for alarm or 15 selectable frequency outputs
• Automatic backup to battery or supercapacitor
• Battery Reseal™ function to extend battery shelf life
• Power status brownout monitor
Daylight Savings time adjustment is done automatically, using
parameters entered by the user. Power fail and battery
monitors offer user-selectable trip levels. The time stamp
function records the time and date of switchover from VDD to
VBAT power and also from VBAT to VDD power.
• Time stamp for battery switchover
Related Literature
Applications
• AN1549, “Addressing Power Issues in Real Time Clock
Applications”
• Utility meters
• AN1389, “Using Intersil’s High Accuracy Real Time Clock
Module”
• Printers and copiers
SCHOTTKY DIODE
BAT54
BATTERY
3.0V
C2
0.1µF
• 128 Bytes battery-backed user SRAM
• I2C-Bus™
• RoHS compliant
• POS equipment
• Digital cameras
1 X2
X1 20
2 X2
X1 19
3 X2
X1 18
4 X2
X1 17
5 X2
X1 16
6 NC
NC 15
7 VBAT
VDD 14
8 GND
IRQ/FOUT 13
9 NC
SCL 12
10 NC
SDA 11
3.3V
C1
0.1µF
R1
R2
R3
10k
10k
10k
VDD
SCL
SDA
ISL12020M
MCU
INTERFACE
GND
IRQ/FOUT
FIGURE 1. TYPICAL APPLICATION CIRCUIT
January 9, 2015
FN6667.6
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas LLC 2008-2011, 2015. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries. I2C Bus™ is a trademark owned by
NXP Semiconductors Netherlands, B.V. All other trademarks mentioned are the property of their respective owners.
ISL12020M
Table of Contents
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Pin Descriptions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Thermal Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
DC Operating Characteristics - RTC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Power-Down Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
I2C Interface Specifications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
SDA vs SCL Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Symbol Table. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Typical Performance Curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Power Control Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Normal Mode (VDD) to Battery-Backup Mode (VBAT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Battery-Backup Mode (VBAT) to Normal Mode (VDD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Power Failure Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Brownout Detection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Battery Level Monitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
11
11
11
11
12
12
12
Real Time Clock Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Single Event and Interrupt . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Frequency Output Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
General Purpose User SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I2C Serial Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Oscillator Compensation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
12
12
13
13
13
13
Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Real Time Clock Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Addresses [00h to 06h] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Control and Status Registers (CSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Addresses [07h to 0Fh]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Status Register (SR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Interrupt Control Register (INT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Initial AT and DT setting Register (ITRO). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
ALPHA Register (ALPHA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
BETA Register (BETA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Final Analog Trimming Register (FATR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Final Digital Trimming Register (FDTR). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
ALARM Registers (10h to 15h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Time Stamp VDD to Battery Registers (TSV2B) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Time Stamp Battery to VDD Registers (TSB2V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DST Control Registers (DSTCR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
TEMP Registers (TEMP). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
NPPM Registers (NPPM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
XT0 Registers (XT0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
ALPHA Hot Register (ALPHAH). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
15
15
15
17
18
20
20
22
22
22
23
23
23
24
25
25
26
User Registers (Accessed by Using Slave Address 1010111x). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Addresses [00h to 7Fh]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
I2C Serial Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Protocol Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Device Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Write Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Read Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Submit Document Feedback
2
FN6667.6
January 9, 2015
ISL12020M
Application Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Power Supply Considerations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Battery-Backup Details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Layout Considerations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Measuring Oscillator Accuracy. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Temperature Compensation Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Daylight Savings Time (DST) Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
28
28
28
28
29
29
29
Revision History. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
About Intersil . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Package Outline Drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Submit Document Feedback
3
FN6667.6
January 9, 2015
ISL12020M
Block Diagram
SDA
SDA
BUFFER
SCL
SCL
BUFFER
SECONDS
I2C
INTERFACE
CONTROL
LOGIC
REGISTERS
X1
MINUTES
HOURS
DAY OF WEEK
RTC
DIVIDER
CRYSTAL
OSCILLATOR
DATE
X2
MONTH
VDD
POR
FREQUENCY
OUT
YEAR
ALARM
CONTROL
REGISTERS
VTRIP
+-
USER
SRAM
SWITCH
INTERNAL
SUPPLY
VBAT
TEMPERATURE
SENSOR
GND
IRQ/FOUT
FREQUENCY
CONTROL
Ordering Information
PART NUMBER
(Notes 1, 2, 3)
PART
MARKING
ISL12020MIRZ
ISL 12020MIRZ
ISL12020MIRZ-EVALZ
Evaluation Board
VDD RANGE
(V)
TEMP RANGE
(°C)
2.7 to 5.5
-40 to +85
PACKAGE
(RoHS Compliant)
20 Ld DFN
PKG DWG #
L20.5.5x4.0
NOTES:
1. Add “-T*” suffix for tape and reel. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials and 100% matte tin
plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free
products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for ISL12020M. For more information on MSL please see techbrief TB363.
Submit Document Feedback
4
FN6667.6
January 9, 2015
ISL12020M
Pin Configuration
ISL12020M
(20 LD DFN)
TOP VIEW
X2
1
20 X1
X2
2
19 X1
X2
3
18 X1
X2
4
17 X1
X2
5
16 X1
NC
6
15 NC
VBAT
7
14 VDD
GND
8
NC
9
12 SCL
NC
10
11 SDA
THERMAL
PAD
13 IRQ/FOUT
Pin Descriptions
PIN NUMBER
SYMBOL
1, 2, 3, 4, 5, 16,
17, 18, 19, 20
X2
X1
Crystal Connection. The X1 and X2 pins are the input and output, respectively, of an inverting amplifier and are also
connected to the internal 32.768kHz quartz crystal, which is the timebase for the real time clock. Compensation
circuitry with an internal temperature sensor provides frequency correction to ±5ppm across the temperature range
from 0°C to +85°C. The X1 and X2 pins are not to be connected to any other circuitry or power voltages and are best
left floating. Do not connect in an application circuit, floating electrical connection.
6, 9, 10, 15
NC
No connection. Do not connect to a signal or supply voltage.
7
VBAT
Backup Supply. This input provides a backup supply voltage to the device. The VBAT supplies power to the device in the
event that the VDD supply fails. This pin can be connected to a battery, a Super Capacitor or tied to ground if not used.
See the Battery Monitor parameter in the “Electrical Specifications” table “DC Operating Characteristics - RTC” on
page 6.
11
SDA
Serial Data. The SDA is a bidirectional pin used to transfer data into and out of the device. It has an open-drain output
and may be ORed with other open-drain or open collector outputs. The input buffer is always active (not gated) in normal
mode.
An open-drain output requires the use of a pull-up resistor. The output circuitry controls the fall time of the output signal
with the use of a slope controlled pull-down. The circuit is designed for 400kHz I2C interface speeds. It is disabled when
the backup power supply on the VBAT pin is activated. The SDA is a bidirectional pin used to transfer serial data into and
out of the device. It has an open-drain output and may be wire OR’ed with other open-drain or open collector outputs.
12
SCL
Serial Clock. The SCL input is used to clock all serial data into and out of the device. The input buffer on this pin is always
active (not gated). It is disabled when the backup power supply on the VBAT pin is activated to minimize power
consumption.
13
IRQ/FOUT
Interrupt Output/Frequency Output (Default 32.768kHz frequency output). This dual function pin can be used as an
interrupt or frequency output pin. The IRQ/FOUT mode is selected via the frequency out control bits of the control/status
register. Multi-functional pin that can be used as interrupt or frequency output pin. The function is set via the
configuration register. The output is open drain and requires a pull-up resistor.
Interrupt Mode. The pin provides an interrupt signal output. This signal notifies a host processor that an alarm has
occurred and requests action. It is an open-drain active low output.
Frequency Output Mode. The pin outputs a clock signal, which is related to the crystal frequency. The frequency output
is user selectable and enabled via the I2C bus. It is an open-drain output.
14
VDD
Power supply. Chip power supply and ground pins. The device will operate with a power supply from VDD = 2.7V to
5.5VDC. A 0.1µF capacitor is recommended on the VDD pin to ground.
8
GND
Ground Pin
Thermal Pad
NC
Submit Document Feedback
DESCRIPTION
No Connection. Do not connect to a signal or supply voltage.
5
FN6667.6
January 9, 2015
ISL12020M
Absolute Maximum Ratings
Thermal Information
Voltage on VDD, VBAT and IRQ/FOUT pins
(Respect to Ground) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 6.0V
Voltage on SCL and SDA pins
(Respect to Ground) . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to VDD + 0.3V
Voltage on X1 and X2 pins
(Respect to Ground, Note 6) . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 2.5V
ESD Rating
Human Body Model (Tested per MIL-STD-883 Method 3014) . . . . >3kV
Machine Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >300V
Latch-up (Tested per JESD-78B; Class 2, Level A) . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100mA or 1.5 * VMAX Input
Shock Resistance . . . . . . . . . . . . . . . . . . . . . . . . . . . 5000g, 0.3ms, 1/2 sine
Vibration (Ultrasound cleaning not advised) . . . . . . . . . . . 20g/10-2000Hz,
Thermal Resistance (Typical)
JA (°C/W)
JC (°C/W)
20 Lead DFN (Notes 4, 5) . . . . . . . . . . . . . . 40
3.5
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +85°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40°C to +85°C
Pb-Free Reflow Profile (Note 7). . . . . . . . . . . . . . . . . . . . . . . . . . . see TB493
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product
reliability and result in failures not covered by warranty.
NOTES:
4. JA is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See Tech
Brief TB379.
5. For JC, the “case temp” location is the center of the exposed metal pad on the package underside.
6. The X1 and X2 pins are connected internally to a crystal and should be a floating electrical connection.
7. The ISL12020M Oscillator Initial Accuracy can change after solder reflow attachment. The amount of change will depend on the reflow temperature
and length of exposure. A general rule is to use only one reflow cycle and keep the temperature and time as short as possible. Changes on the order
of ±1ppm to ±3ppm can be expected with typical reflow profiles.
DC Operating Characteristics - RTC Test Conditions: VDD = +2.7 to +5.5V, TA = -40°C to +85°C, unless otherwise stated. Boldface
limits apply across the operating temperature range, -40°C to +85°C.
SYMBOL
PARAMETER
VDD
Main Power Supply
VBAT
IDD1
CONDITIONS
MIN
(Note 8)
TYP
(Note 9)
MAX
(Note 8)
UNITS
5.5
V
NOTES
(Note 10)
2.7
Battery Supply Voltage
(Note 10)
1.8
5.5
V
11
Supply Current. (I2C not active,
temperature conversion not active, FOUT
not active)
VDD = 5V
4.1
15
µA
12, 13
VDD = 3V
3.5
14
µA
12, 13
IDD2
Supply Current. (I2C Active, Temperature
Conversion not Active, FOUT not Active)
VDD = 5V
200
500
µA
12, 13
IDD3
VDD = 5V
Supply Current. (I2C not Active,
Temperature Conversion Active, FOUT not
Active)
120
400
µA
12, 13
IBAT
Battery Supply Current
VDD = 0V, VBAT = 3V, TA = +25°C
1.0
1.6
µA
12
VDD = 0V, VBAT = 3V
1.0
5.0
µA
12
100
nA
IBATLKG
Battery Input Leakage
VDD = 5.5V, VBAT = 1.8V
ILI
Input Leakage Current on SCL
VIL = 0V, VIH = VDD
-1.0
±0.1
1.0
µA
ILO
I/O Leakage Current on SDA
VIL = 0V, VIH = VDD
-1.0
±0.1
1.0
µA
VBATM
Battery Level Monitor Threshold
-100
+100
mV
VPBM
Brownout Level Monitor Threshold
-100
+100
mV
V TRIP
VBAT Mode Threshold
2.4
V
(Note 10)
2.0
2.2
V TRIPHYS
V TRIP Hysteresis
30
mV
15
VBATHYS
VBAT Hysteresis
50
mV
15
Fout25°C
Oscillator Initial Accuracy
±2
ppm
7, 15
Submit Document Feedback
6
VDD = 3.3V, TA = +25°C
FN6667.6
January 9, 2015
ISL12020M
DC Operating Characteristics - RTC Test Conditions: VDD = +2.7 to +5.5V, TA = -40°C to +85°C, unless otherwise stated. Boldface
limits apply across the operating temperature range, -40°C to +85°C. (Continued)
SYMBOL
FoutT
FoutV
PARAMETER
Oscillator Stability vs Temperature
CONDITIONS
MIN
(Note 8)
TYP
(Note 9)
MAX
(Note 8)
UNITS
NOTES
VDD = 3.3V, 0°C to +85°C
-5
+5
ppm
7, 15
VDD = 3.3V, -30°C to +85°C
-10
+10
ppm
7, 15
VDD = 3.3V, -40°C to +85°C
-15
+15
ppm
7, 15
-3
+3
ppm
15
°C
15
Oscillator Stability vs Voltage
2.7V  VDD  5.5V
Temperature Sensor Accuracy
VDD = VBAT = 3.3V
±2
IRQ/FOUT (OPEN-DRAIN OUTPUT)
VOL
Output Low Voltage
VDD = 5V, IOL = 3mA
0.4
V
VDD = 2.7V, IOL = 1mA
0.4
V
Power-Down Timing Test Conditions: VDD = +2.7 to +5.5V, Temperature = -40°C to +85°C, unless otherwise stated. Boldface limits apply
across the operating temperature range, -40°C to +85°C.
SYMBOL
PARAMETER
VDDSR-
VDD Negative Slew Rate
VDDSR+
VDD Positive Slew Rate, Minimum
CONDITIONS
MIN
(Note 8)
TYP
(Note 9)
MAX
(Note 8)
UNITS
NOTES
10
V/ms
14
V/ms
17
.05
I2C Interface Specifications
Test Conditions: VDD = +2.7 to +5.5V, Temperature = -40°C to +85°C, unless otherwise specified.
Boldface limits apply across the operating temperature range, -40°C to +85°C.
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
(Note 8)
TYP
(Note 9)
MAX
(Note 8)
UNITS
VIL
SDA and SCL Input Buffer LOW
Voltage
-0.3
0.3 x VDD
V
VIH
SDA and SCL Input Buffer HIGH
Voltage
0.7 x VDD
VDD + 0.3
V
Hysteresis
SDA and SCL Input Buffer
Hysteresis
0.05 x VDD
VOL
SDA Output Buffer LOW Voltage,
Sinking 3mA
VDD = 5V, IOL = 3mA
CPIN
SDA and SCL Pin Capacitance
TA = +25°C, f = 1MHz,
VDD = 5V, VIN = 0V,
VOUT = 0V
fSCL
SCL Frequency
0
0.02
V
0.4
V
10
pF
400
kHz
tIN
Pulse Width Suppression Time at
SDA and SCL Inputs
Any pulse narrower than the
max spec is suppressed.
50
ns
tAA
SCL Falling Edge to SDA Output
Data Valid
SCL falling edge crossing
30% of VDD, until SDA exits
the 30% to 70% of VDD
window.
900
ns
tBUF
Time the Bus Must be Free Before SDA crossing 70% of VDD
the Start of a New Transmission
during a STOP condition, to
SDA crossing 70% of VDD
during the following START
condition.
1300
ns
tLOW
Clock LOW Time
1300
ns
Submit Document Feedback
7
Measured at the 30% of VDD
crossing.
NOTES
15, 16
15, 16
FN6667.6
January 9, 2015
ISL12020M
I2C Interface Specifications
Test Conditions: VDD = +2.7 to +5.5V, Temperature = -40°C to +85°C, unless otherwise specified.
Boldface limits apply across the operating temperature range, -40°C to +85°C. (Continued)
SYMBOL
tHIGH
PARAMETER
MIN
(Note 8)
TEST CONDITIONS
TYP
(Note 9)
MAX
(Note 8)
UNITS
NOTES
Clock HIGH Time
Measured at the 70% of VDD
crossing.
600
ns
tSU:STA
START Condition Setup Time
SCL rising edge to SDA
falling edge. Both crossing
70% of VDD.
600
ns
tHD:STA
START Condition Hold Time
From SDA falling edge
crossing 30% of VDD to SCL
falling edge crossing 70% of
VDD.
600
ns
tSU:DAT
Input Data Setup Time
From SDA exiting the 30% to
70% of VDD window, to SCL
rising edge crossing 30% of
VDD.
100
ns
tHD:DAT
Input Data Hold Time
From SCL falling edge
crossing 30% of VDD to SDA
entering the 30% to 70% of
VDD window.
20
tSU:STO
STOP Condition Setup Time
From SCL rising edge
crossing 70% of VDD, to SDA
rising edge crossing 30% of
VDD.
600
ns
tHD:STO
STOP Condition Hold Time
From SDA rising edge to SCL
falling edge. Both crossing
70% of VDD.
600
ns
tDH
Output Data Hold Time
From SCL falling edge
crossing 30% of VDD, until
SDA enters the 30% to 70%
of VDD window.
0
ns
tR
SDA and SCL Rise Time
From 30% to 70% of VDD.
20 + 0.1 x
Cb
300
ns
16
tF
SDA and SCL Fall Time
From 70% to 30% of VDD.
20 + 0.1 x
Cb
300
ns
16
Cb
Capacitive Loading of SDA or SCL Total on-chip and off-chip
10
400
pF
16
RPU
SDA and SCL Bus Pull-up Resistor Maximum is determined by
Off-chip
tR and tF.
For Cb = 400pF, max is
about 2kΩ~2.5kΩ.
For Cb = 40pF, max is about
15kΩ~20kΩ
1
kΩ
16
900
ns
NOTES:
8. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by
characterization and are not production tested.
9. Specified at +25°C.
10. Minimum VDD and/or VBAT of 1V to sustain the SRAM. The value is based on characterization and it is not tested.
11. Temperature Conversion is inactive below VBAT = 2.7V. Device operation is not guaranteed at VBAT<1.8V.
12. IRQ/FOUT Inactive.
13. VDD > VBAT +VBATHYS
14. In order to ensure proper timekeeping, the VDD SR- specification must be followed.
15. Limits should be considered typical and are not production tested.
16. These are I2C specific parameters and are not tested, however, they are used to set conditions for testing devices to validate
specification.
17. To avoid EEPROM recall issues, it is advised to use this minimum power up slew rate. Not tested, shown as typical only.
Submit Document Feedback
8
FN6667.6
January 9, 2015
ISL12020M
SDA vs SCL Timing
tHIGH
tF
SCL
tLOW
tR
tSU:DAT
tSU:STA
tHD:DAT
tHD:STA
SDA
(INPUT TIMING)
tSU:STO
tAA
tDH
tBUF
SDA
(OUTPUT TIMING)
Symbol Table
EQUIVALENT AC OUTPUT LOAD CIRCUIT FOR VDD = 5V
WAVEFORM
5.0V
1533Ω
SDA
AND
IRQ/FOUT
FOR VOL= 0.4V
FIGURE 2. STANDARD OUTPUT LOAD FOR TESTING THE DEVICE
WITH VDD = 5.0V
Must be steady
Will be steady
Ma y change
from LO W
to HIGH
Will change
from LOW
to HIGH
Ma y change
from HIGH
to LO W
Will change
from HIGH
to LOW
Don’t Care:
Changes Allowed
Changing:
State Not Known
N/A
Center Line is
High Impedance
Temperature is +25°C unless otherwise specified.
1050
1600
1000
1400
950
1200
IBAT (nA)
VBAT CURRENT (nA)
OUTPUTS
AND IOL = 3mA
100pF
Typical Performance Curves
INPUTS
900
VBAT = 5.5V
1000
VBAT = 3.0V
850
800
800
1.8
600
-40
VBAT = 1.8V
2.3
2.8
3.3
3.8
4.3
VBAT VOLTAGE (V)
FIGURE 3. IBAT vs VBAT
Submit Document Feedback
9
4.8
5.3
-20
0
20
40
TEMPERATURE (°C)
60
80
FIGURE 4. IBAT vs TEMPERATURE
FN6667.6
January 9, 2015
ISL12020M
Typical Performance Curves
Temperature is +25°C unless otherwise specified. (Continued)
6
4.4
4.2
VBAT = 5.5V
4.0
IDD1 (µA)
IDD1 (µA)
5
4
VDD = 3.3V
2
-40
-20
0
3.6
3.4
VDD = 2.7V
3
3.8
3.2
20
40
TEMPERATURE (°C)
60
3.0
2.7
80
3.2
4.7
5.2
6
5
4
3
5
2
1
IDD (µA)
FOUT FREQUENCY ERROR (ppm)
4.2
VDD (V)
FIGURE 6. IDD1 vs VDD
FIGURE 5. IDD1 vs TEMPERATURE
VDD = 5.5V
0
VDD = 2.7V
-1
VDD = 5.5V
4
-2
3
-3
VDD = 2.7V
VDD = 3.3V
VDD = 3.3V
-4
-5
-40
-20
0
20
40
TEMPERATURE (°C)
60
2
0.01
80
0.1
10
1k
1
100
FREQUENCY OUTPUT (Hz)
10k
1M
FIGURE 8. FOUT vs IDD
FIGURE 7. OSCILLATOR ERROR vs TEMPERATURE
5.5
110
100
5.0
90
FOUT = 32kHz
4.5
80
IBAT (µA)
SUPPLY CURRENT (µA)
3.7
4.0
3.5
FOUT = 1Hz AND 64Hz
VBAT = 5.5V
70
60
50
VBAT = 3.0V
40
3.0
VBAT = 1.8V
30
2.5
-40
-20
0
20
40
TEMPERATURE (°C)
60
FIGURE 9. IDD vs TEMPERATURE, 3 DIFFERENT FOUT
Submit Document Feedback
10
80
20
-40
-20
0
20
40
TEMPERATURE (°C)
60
80
FIGURE 10. IBAT WITH TSE = 1, BTSE = 1 vs TEMPERATURE
FN6667.6
January 9, 2015
ISL12020M
Typical Performance Curves
Temperature is +25°C unless otherwise specified. (Continued)
110
100
IDD (µA)
90
VDD = 5.5V
80
VDD = 3.3V
70
60
VBAT = 2.7V
50
40
-40
-20
0
20
40
TEMPERATURE (°C)
60
80
FIGURE 11. IDD with TSE = 1 vs TEMPERATURE
FREQUENCY CHANGE (ppm)
80
62.5ppm
60
32ppm
40
20
0ppm
0
-20
-31ppm
-40
-61.5ppm
-60
-80
-40
-20
0
20
40
TEMPERATURE (°C)
Functional Description
The ISL12020M device is a low power Real Time Clock (RTC) with
embedded temperature sensor and crystal. It contains crystal
frequency compensation circuitry over the temperature range of
0°C to 85°C good to ±5ppm accuracy. It also contains a
clock/calendar with Daylight Savings Time (DST) adjustment,
power fail and low battery monitors, brownout indicator, 1 periodic
or polled alarm, intelligent battery-backup switching and 128
Bytes of battery-backed user SRAM.
Power Control Operation
The ISL12020M’s alarm can be set to any clock/calendar value
for a match. For example, every minute, every Tuesday or at
5:23 AM on March 21. The alarm status is available by checking
the Status Register, or the device can be configured to provide a
hardware interrupt via the IRQ/FOUT pin. There is a repeat mode
for the alarm allowing a periodic interrupt every minute, every
hour, every day, etc.
The device also offers a backup power input pin. This VBAT pin
allows the device to be backed up by battery or Super Capacitor
with automatic switchover from VDD to VBAT. The ISL12020M
device is specified for VDD = 2.7V to 5.5V and the clock/calendar
portion of the device remains fully operational in battery-backup
mode down to 1.8V (Standby Mode). The VBAT level is monitored
and reported against preselected levels. The first report is
registered when the VBAT level falls below 85% of nominal level,
the second level is set for 75%. Battery levels are stored in
PWR_VBAT registers.
The ISL12020M offers a “Brownout” alarm once the VDD falls
below a preselected trip level. This allows system Micro to save
vital information to memory before complete power loss. There
are six VDD levels that could be selected for initiation of the
Brownout alarm.
Submit Document Feedback
11
80
FIGURE 12. OSCILLATOR CHANGE vs TEMPERATURE AT DIFFERENT
AGING SETTINGS (IATR) (BETA SET FOR 1ppm STEPS)
General Description
The oscillator uses an internal 32.768kHz crystal. The real time
clock tracks time with separate registers for hours, minutes and
seconds. The device has calendar registers for date, month, year
and day of the week. The calendar is accurate through 2099,
with automatic leap year correction. In addition, both the
ISL12020M could be programmed for automatic Daylight
Savings Time (DST) adjustment by entering local DST
information.
60
The power control circuit accepts a VDD and a VBAT input. Many
types of batteries can be used with Intersil RTC products. For
example, 3.0V or 3.6V Lithium batteries are appropriate and
battery sizes are available that can power the ISL12020M for up
to 10 years. Another option is to use a Super Capacitor for
applications where VDD is interrupted for up to a month. See the
“Application Section” on page 28 for more information.
Normal Mode (VDD) to Battery-Backup Mode
(VBAT)
To transition from the VDD to VBAT mode, both of the following
conditions must be met:
Condition 1:
VDD < VBAT - VBATHYS
where VBATHYS  50mV
Condition 2:
VDD < V TRIP
where V TRIP  2.2V
Battery-Backup Mode (VBAT) to Normal Mode
(VDD)
The ISL12020M device will switch from the VBAT to VDD mode
when one of the following conditions occurs:
Condition 1:
VDD > VBAT + VBATHYS
where VBATHYS 50mV
Condition 2:
VDD > V TRIP + V TRIPHYS
where V TRIPHYS  30mV
These power control situations are illustrated in Figures 13 and
14.
FN6667.6
January 9, 2015
ISL12020M
85% and 75%, the LBAT85 bit is set in the status register. When
the level drops below 75%, both LBAT85 and LBAT75 bits are set
in the status register.
BATTERY-BACKUP
MODE
VDD
VTRIP
2.2V
VBAT
1.8V
VBAT + VBATHYS
VBAT - VBATHYS
FIGURE 13. BATTERY SWITCHOVER WHEN VBAT < V TRIP
BATTERY-BACKUP
MODE
VDD
VBAT
3.0V
VTRIP
2.2V
VTRIP
VTRIP + VTRIPHYS
FIGURE 14. BATTERY SWITCHOVER WHEN VBAT > V TRIP
The I2C bus is deactivated in battery-backup mode to reduce
power consumption. Aside from this, all RTC functions are
operational during battery-backup mode. Except for SCL and SDA,
all the inputs and outputs of the ISL12020M are active during
battery-backup mode unless disabled via the control register.
The device Time Stamps the switchover from VDD to VBAT and
VBAT to VDD and the time is stored in tSV2B and tSB2V registers
respectively. If multiple VDD power-down sequences occur before
status is read, the earliest VDD to VBAT power-down time is stored
and the most recent VBAT to VDD time is stored.
Temperature conversion and compensation can be enabled in
battery-backup mode. Bit BTSE in the BETA register controls this
operation, as described in “BETA Register (BETA)” on page 20.
Power Failure Detection
The ISL12020M provides a Real Time Clock Failure Bit (RTCF) to
detect total power failure. It allows users to determine if the
device has powered up after having lost all power to the device
(both VDD and VBAT).
Brownout Detection
The ISL12020M monitors the VDD level continuously and
provides warning if the VDD level drops below prescribed levels.
There are six (6) levels that can be selected for the trip level.
These values are 85% below popular VDD levels. The LVDD bit in
the Status Register will be set to “1” when brownout is detected.
Note that the I2C serial bus remains active unless the Battery
V TRIP levels are reached.
Battery Level Monitor
The ISL12020M has a built in warning feature once the Back Up
battery level drops first to 85% and then to 75% of the battery’s
nominal VBAT level. When the battery voltage drops to between
Submit Document Feedback
12
The battery level monitor is not functional in battery backup mode.
In order to read the monitor bits after powering up VDD, instigate a
battery level measurement, which is set by setting the TSE bit to "1"
(BETA register) and then read the bits.
There is a Battery Time Stamp Function available. Once the VDD is
low enough to enable switchover to the battery, the RTC time/date
are written into the TSV2B register. This information can be read
from the TSV2B registers to discover the point in time of the VDD
power-down. If there are multiple power-down cycles before
reading these registers, the first values stored in these registers
will be retained. These registers will hold the original power-down
value until they are cleared by setting CLRTS = 1 to clear the
registers.
The normal power switching of the ISL12020M is designed to
switch into battery-backup mode only if the VDD power is lost.
This will ensure that the device can accept a wide range of
backup voltages from many types of sources while reliably
switching into backup mode.
Note that the ISL12020M is not guaranteed to operate with
VBAT < 1.8V. If the battery voltage is expected to drop lower than
this minimum, correct operation of the device, especially after a
VDD power-down cycle, is not guaranteed.
The minimum VBAT to insure SRAM is stable is 1.0V. Below that,
the SRAM may be corrupted when VDD power resumes.
Real Time Clock Operation
The Real Time Clock (RTC) uses an integrated 32.768kHz quartz
crystal to maintain an accurate internal representation of
second, minute, hour, day of week, date, month and year. The
RTC also has leap-year correction. The clock also corrects for
months having fewer than 31 days and has a bit that controls
24-hour or AM/PM format. When the ISL12020M powers up
after the loss of both VDD and VBAT, the clock will not begin
incrementing until at least one byte is written to the clock
register.
Single Event and Interrupt
The alarm mode is enabled via the MSB bit. Choosing single
event or interrupt alarm mode is selected via the IM bit. Note that
when the frequency output function is enabled, the alarm
function is disabled.
The standard alarm allows for alarms of time, date, day of the
week, month and year. When a time alarm occurs in single
event mode, the IRQ/FOUT pin will be pulled low and the alarm
status bit (ALM) will be set to “1”.
The pulsed Interrupt mode allows for repetitive or recurring alarm
functionality. Hence, once the alarm is set, the device will
continue to alarm for each occurring match of the alarm and
present time. Thus, it will alarm as often as every minute (if only
the nth second is set) or as infrequently as once a year (if at least
the nth month is set). During pulsed Interrupt mode, the
IRQ/FOUT pin will be pulled low for 250ms and the alarm status
bit (ALM) will be set to “1”.
FN6667.6
January 9, 2015
ISL12020M
The ALM bit can be reset by the user or cleared automatically
using the auto reset mode (see ARST bit). The alarm function can
be enabled/disabled during battery-backup mode using the
FOBATB bit. For more information on the alarm, please see
“ALARM Registers (10h to 15h)” on page 22.
Frequency Output Mode
The ISL12020M has the option to provide a clock output signal
using the IRQ/FOUT open-drain output pin. The frequency output
mode is set by using the FO bits to select 15 possible output
frequency values from 1/32Hz to 32kHz. The frequency output
can be enabled/disabled during battery-backup mode using the
FOBATB bit.
Register Descriptions
The battery-backed registers are accessible following a slave
byte of “1101111x” and reads or writes to addresses [00h:2Fh].
The defined addresses and default values are described in
Table 1. The battery backed general purpose SRAM has a
different slave address (1010111x), so it is not possible to
read/write that section of memory while accessing the registers.
REGISTER ACCESS
The contents of the registers can be modified by performing a byte
or a page write operation directly to any register address.
The registers are divided into 8 sections. They are:
General Purpose User SRAM
1. Real Time Clock (7 bytes): Address 00h to 06h.
The ISL12020M provides 128 bytes of user SRAM. The SRAM will
continue to operate in battery-backup mode. However, it should
be noted that the I2C bus is disabled in battery-backup mode.
2. Control and Status (9 bytes): Address 07h to 0Fh.
I2C Serial Interface
5. Time Stamp for VDD Status (5 bytes): Address 1Bh to 1Fh.
3. Alarm (6 bytes): Address 10h to 15h.
4. Time Stamp for Battery Status (5 bytes): Address 16h to 1Ah.
The ISL12020M has an I2C serial bus interface that provides
6. Daylight Savings Time (8 bytes): 20h to 27h.
access to the control and status registers and the user SRAM.
The I2C serial interface is compatible with other industry I2C
serial bus protocols using a bidirectional data signal (SDA) and a
clock signal (SCL).
7. TEMP (2 bytes): 28h to 29h
Oscillator Compensation
The ISL12020M provides both initial timing correction and
temperature correction due to variation of the crystal oscillator.
Analog and digital trimming control is provided for initial
adjustment and a temperature compensation function is provided
to automatically correct for temperature drift of the crystal. Initial
values for the initial AT and DT settings (ITR0), temperature
coefficient (ALPHA), crystal capacitance (BETA), as well as the
crystal turn-over temperature (XTO), are preset internally and
recalled to RAM registers on power-up. These values can be
overwritten by the user although this is not suggested as the
resulting temperature compensation performance will be
compromised. The compensation function can be
enabled/disabled at any time and can be used in battery mode as
well.
8. Crystal Net PPM Correction, NPPM (2 bytes): 2Ah, 2Bh
9. Crystal Turnover Temperature, XT0 (1 byte): 2Ch
10. Crystal ALPHA at high temperature, ALPHA_H (1 byte): 2Dh
11. Scratch Pad (2 bytes): Address 2Eh and 2Fh
Write capability is allowable into the RTC registers (00h to 06h)
only when the WRTC bit (bit 6 of address 08h) is set to “1”. A
multi-byte read or write operation should be limited to one
section per operation for best RTC timekeeping performance.
A register can be read by performing a random read at any
address at any time. This returns the contents of that register
location. Additional registers are read by performing a sequential
read. For the RTC and Alarm registers, the read instruction
latches all clock registers into a buffer, so an update of the clock
does not change the time being read. At the end of a read, the
master supplies a stop condition to end the operation and free
the bus. After a read, the address remains at the previous
address +1 so the user can execute a current address read and
continue reading the next register. When the previous address is
2Fh, the next address will wrap around to 00h.
It is not necessary to set the WRTC bit prior to writing into the
control and status, alarm and user SRAM registers.
Submit Document Feedback
13
FN6667.6
January 9, 2015
ISL12020M
TABLE 1. REGISTER MEMORY MAP (X INDICATES DEFAULT VARIES WITH EACH DEVICE. YELLOW SHADING INDICATES THOSE BITS SHOULD NOT BE
CHANGED BY THE USER)
BIT
REG
NAME
7
6
5
4
3
2
1
0
RANGE
DEFAULT
SC
0
SC22
SC21
SC20
SC13
SC12
SC11
SC10
0 to 59
00h
01h
MN
0
MN22
MN21
MN20
MN13
MN12
MN11
MN10
0 to 59
00h
02h
HR
MIL
0
HR21
HR20
HR13
HR12
HR11
HR10
0 to 23
00h
03h
DT
0
0
DT21
DT20
DT13
DT12
DT11
DT10
1 to 31
01h
04h
MO
0
0
0
MO20
MO13
MO12
MO11
MO10
1 to 12
01h
05h
YR
YR23
YR22
YR21
YR20
YR13
YR12
YR11
YR10
0 to 99
00h
06h
DW
0
0
0
0
0
DW2
DW1
DW0
0 to 6
00h
SR
BUSY
OSCF
DSTADJ
ALM
LVDD
LBAT85
LBAT75
RTCF
N/A
01h
08h
INT
ARST
WRTC
IM
FOBATB
FO3
FO2
FO1
FO0
N/A
01h
09h
PWR_VDD
CLRTS
D
D
D
D
VDDTrip2
VDDTrip1
VDDTrip0
N/A
00h
0Ah
PWR_VBAT
RESEALB
VB85Tp2
VB85Tp1
VB85Tp0
VB75Tp2
VB75Tp1
VB75Tp0
N/A
00h
0Bh
ITRO
IDTR01
IDTR00
IATR05
IATR04
IATR03
IATR02
IATR01
IATR00
N/A
XXh
0Ch
ALPHA
D
ALPHA6
ALPHA5
ALPHA4
ALPHA3
ALPHA2
ALPHA1
ALPHA0
N/A
XXh
0Dh
BETA
TSE
BTSE
BTSR
BETA4
BETA3
BETA2
BETA1
BETA0
N/A
XXh
0Eh
FATR
0
0
FFATR5
FATR4
FATR3
FATR2
FATR1
FATR0
N/A
00h
0Fh
FDTR
0
0
0
FDTR4
FDTR3
FDTR2
FDTR1
FDTR0
N/A
00h
SCA0
ESCA0
SCA022
SCA021
SCA020
SCA013
SCA012
SCA011
SCA010
00 to 59
00h
11h
MNA0
EMNA0
MNA022
MNA021
MNA020
MNA013
MNA012
MNA011
MNA010
00 to 59
00h
12h
HRA0
EHRA0
D
HRA021
HRA020
HRA013
HRA012
HRA011
HRA010
0 to 23
00h
13h
DTA0
EDTA0
D
DTA021
DTA020
DTA013
DTA012
DTA011
DTA010
01 to 31
00h
14h
MOA0
EMOA00
D
D
MOA020
MOA013
MOA012
MOA011
MOA010
01 to 12
00h
15h
DWA0
EDWA0
D
D
D
D
DWA02
DWA01
DWA00
0 to 6
00h
VSC
0
VSC22
VSC21
VSC20
VSC13
VSC12
VSC11
VSC10
0 to 59
00h
17h
VMN
0
VMN22
VMN21
VMN20
VMN13
VMN12
VMN11
VMN10
0 to 59
00h
18h
VHR
VMIL
0
VHR21
VHR20
VHR13
VHR12
VHR11
VHR10
0 to 23
00h
19h
VDT
0
0
VDT21
VDT20
VDT13
VDT12
VDT11
VDT10
1 to 31
00h
1Ah
VMO
0
0
0
VMO20
VMO13
VMO12
VMO11
VMO10
1 to 12
00h
BSC
0
BSC22
BSC21
BSC20
BSC13
BSC12
BSC11
BSC10
0 to 59
00h
1Ch
BMN
0
BMN22
BMN21
BMN20
BMN13
BMN12
BMN11
BMN10
0 to 59
00h
1Dh
BHR
BMIL
0
BHR21
BHR20
BHR13
BHR12
BHR11
BHR10
0 to 23
00h
1Eh
BDT
0
0
BDT21
BDT20
BDT13
BDT12
BDT11
BDT10
1 to 31
00h
1Fh
BMO
0
0
0
BMO20
BMO13
BMO12
BMO11
BMO10
1 to 12
00h
ADDR. SECTION
00h
07h
10h
16h
1Bh
RTC
CSR
ALARM
TSV2B
TSB2V
Submit Document Feedback
14
FN6667.6
January 9, 2015
ISL12020M
TABLE 1. REGISTER MEMORY MAP (X INDICATES DEFAULT VARIES WITH EACH DEVICE. YELLOW SHADING INDICATES THOSE BITS SHOULD NOT BE
CHANGED BY THE USER) (Continued)
BIT
REG
NAME
7
6
5
4
3
2
1
0
RANGE
DEFAULT
DstMoFd
DSTE
D
D
DstMoFd
20
DstMoFd
13
DstMoFd
12
DstMoFd
11
DstMoFd
10
1 to 12
00h
21h
DstDwFd
D
DstDwFd
E
DstWkFd
12
DstWkFd
11
DstWkFd
10
DstDwFd
12
DstDwFd
11
DstDwFd
10
0 to 6
00h
22h
DstDtFd
D
D
DstDtFd2
1
DstDtFd2
0
DstDtFd1
3
DstDtFd1
2
DstDtFd1
1
DstDtFd1
0
1 to 31
00h
23h
DstHrFd
D
D
DstHrFd2
1
DstHrFd2
0
DstHrFd1
3
DstHrFd1
2
DstHrFd1
1
DstHrFd1
0
0 to 23
00h
24h
DstMoRv
D
D
D
XDstMoR
v20
DstMoRv
13
DstMoR1
2v
DstMoRv
11
DstMoRv
10
01 to 12
00h
25h
DstDwRv
D
DstDwRv
E
DstWkrv1
2
DstWkRv
11
DstWkRv
10
DstDwRv
12
DstDwRv
11
DstDwRv
10
0 to 6
00h
26h
DstDtRv
D
D
DstDtRv2
1
DstDtRv2
0
DstDtRv1
3
DstDtRv1
2
DstDtRv1
1
DstDtRv1
0
01 to 31
00h
27h
DstHrRv
D
D
DstHrRv2
1
DstHrRv2
0
DstHrRv1
3
DstHrRv1
2
DstHrRv1
1
DstHrRv1
0
0 to 23
00h
TK0L
TK07
TK06
TK05
TK04
TK03
TK02
TK01
TK00
00 to FF
00h
TK0M
0
0
0
0
0
0
TK09
TK08
00 to 03
00h
NPPML
NPPM7
NPPM6
NPPM5
NPPM4
NPPM3
NPPM2
NPPM1
NPPM0
00 to FF
00h
NPPMH
0
0
0
0
0
NPPM10
NPPM9
NPPM8
00 to 07
00h
ADDR. SECTION
20h
28h
DSTCR
TEMP
29h
2Ah
NPPM
2Bh
2Ch
XT0
XT0
D
D
D
XT4
XT3
XT2
XT1
XT0
00 to FF
XXh
2Dh
ALPHAH
ALPHAH
D
ALP_H6
ALP_H5
ALP_H4
ALP_H3
ALP_H2
ALP_H1
ALP_H0
00 to 7F
XXh
2Eh
GPM
GPM1
GPM17
GPM16
GPM15
GPM14
GPM13
GPM12
GPM11
GPM10
00 to FF
00h
GPM2
GPM27
GPM26
GPM25
GPM24
GPM23
GPM22
GPM21
GPM20
00 to FF
00h
2Fh
Real Time Clock Registers
Addresses [00h to 06h]
RTC REGISTERS (SC, MN, HR, DT, MO, YR, DW)
These registers depict BCD representations of the time. As such,
SC (Seconds) and MN (Minutes) range from 0 to 59, HR (Hour)
can either be a 12-hour or 24-hour mode, DT (Date) is 1 to 31,
MO (Month) is 1 to 12, YR (Year) is 0 to 99 and DW (Day of the
Week) is 0 to 6.
LEAP YEARS
Leap years add the day February 29 and are defined as those years
that are divisible by 4. Years divisible by 100 are not leap years,
unless they are also divisible by 400. This means that the year 2000
is a leap year and the year 2100 is not. The ISL12020M does not
correct for the leap year in the year 2100.
Control and Status Registers
(CSR)
The DW register provides a Day of the Week status and uses three
bits DW2 to DW0 to represent the seven days of the week. The
counter advances in the cycle 0-1-2-3-4-5-6-0-1-2-…
The assignment of a numerical value to a specific day of the
week is arbitrary and may be decided by the system software
designer. The default value is defined as “0”.
Addresses [07h to 0Fh]
24-HOUR TIME
The Status Register is located in the memory map at address
07h. This is a volatile register that provides either control or
status of RTC failure (RTCF), Battery Level Monitor (LBAT85,
LBAT75), alarm trigger, Daylight Saving Time, crystal oscillator
enable and temperature conversion in progress bit.
If the MIL bit of the HR register is “1”, the RTC uses a 24-hour
format. If the MIL bit is “0”, the RTC uses a 12-hour format and
HR21 bit functions as an AM/PM indicator with a “1”
representing PM. The clock defaults to 12-hour format time with
HR21 = “0”.
Submit Document Feedback
15
The Control and Status Registers consist of the Status Register,
Interrupt and Alarm Register, Analog Trimming and Digital
Trimming Registers.
Status Register (SR)
FN6667.6
January 9, 2015
ISL12020M
TABLE 2. STATUS REGISTER (SR)
ADDR
07h
7
6
BUSY OSCF
5
DSTDJ
4
3
2
1
0
ALM LVDD LBAT85 LBAT75 RTCF
BUSY BIT (BUSY)
Busy Bit indicates temperature sensing is in progress. In this
mode, Alpha, Beta and ITRO registers are disabled and cannot be
accessed.
OSCILLATOR FAIL BIT (OSCF)
Oscillator Fail Bit indicates that the oscillator has failed. The
oscillator frequency is either zero or very far from the desired
32.768kHz due to failure, PC board contamination or mechanical
issues.
DAYLIGHT SAVING TIME CHANGE BIT (DSTADJ)
DSTADJ is the Daylight Saving Time Adjusted Bit. It indicates the
daylight saving time forward adjustment has happened. If a DST
Forward event happens, DSTADJ will be set to “1”. The DSTADJ bit
will stay high when DSTFD event happens and will be reset to “0”
when the DST Reverse event happens. It is read-only and cannot
be written. Setting time during a DST forward period will not set
this bit to “1”.
The DSTE bit must be enabled when the RTC time is more than
one hour before the DST Forward or DST Reverse event time
setting, or the DST event correction will not happen.
DSTADJ is reset to “0” upon power-up. It will reset to “0” when the
DSTE bit in Register 15h is set to “0” (DST disabled), but no time
adjustment will happen.
ALARM BIT (ALM)
This bit announces if the alarm matches the real time clock. If
there is a match, the respective bit is set to “1”. This bit can be
manually reset to “0” by the user or automatically reset by
enabling the auto-reset bit (see ARST bit). A write to this bit in the
SR can only set it to “0”, not “1”. An alarm bit that is set by an
alarm occurring during an SR read operation will remain set after
the read operation is complete.
LOW VDD INDICATOR BIT (LVDD)
This bit indicates when VDD has dropped below the pre-selected
trip level (Brownout Mode). The trip points for the brownout levels
are selected by three bits: VDDTrip2, VDDTrip1 and VDDTrip0 in
PWR_VDD registers. The LVDD detection is only enabled in VDD
mode and the detection happens in real time. The LVDD bit is set
whenever the VDD has dropped below the preselected trip level
and self clears whenever the VDD is above the preselected trip
level.
LOW BATTERY INDICATOR 85% BIT (LBAT85)
In Normal Mode (VDD), this bit indicates when the battery level
has dropped below the preselected trip levels. The trip points are
selected by three bits: VB85Tp2, VB85Tp1 and VB85Tp0 in the
PWR_VBAT registers. The LBAT85 detection happens
automatically once every minute when seconds register reaches
59. The detection can also be manually triggered by setting the
TSE bit in BETA register to “1”. The LBAT85 bit is set when the
VBAT has dropped below the preselected trip level and will self
Submit Document Feedback
16
clear when the VBAT is above the pre-selected trip level at the
next detection cycle either by manual or automatic trigger.
In Battery Mode (VBAT), this bit indicates the device has entered
into battery mode by polling once every 10 minutes. The LBAT85
detection happens automatically once when the minute register
reaches x9h or x0h minutes.
Example - When the LBAT85 is Set To “1” In Battery Mode:
The minute the register changes to 19h when the device is in
battery mode, the LBAT85 is set to “1” the next time the device
switches back to Normal Mode.
Example - When the LBAT85 Remains at “0” In Battery
Mode:
If the device enters into battery mode after the minute register
reaches 20h and switches back to Normal Mode before the
minute register reaches 29h, then the LBAT85 bit will remain at
“0” the next time the device switches back to Normal Mode.
LOW BATTERY INDICATOR 75% BIT (LBAT75)
In Normal Mode (VDD), this bit indicates when the battery level
has dropped below the preselected trip levels. The trip points are
selected by three bits: VB75Tp2, VB75Tp1 and VB75Tp0 in the
PWR_VBAT registers. The LBAT75 detection happens
automatically once every minute when seconds register reaches
59. The detection can also be manually triggered by setting the
TSE bit in BETA register to “1”. The LBAT75 bit is set when the
VBAT has dropped below the preselected trip level and will self
clear when the VBAT is above the preselected trip level at the next
detection cycle either by manual or automatic trigger.
In Battery Mode (VBAT), this bit indicates the device has entered
into battery mode by polling once every 10 minutes. The LBAT85
detection happens automatically once when the minute register
reaches x9h or x0h minutes.
Example - When the LBAT75 is Set to “1” in Battery Mode:
The minute register changes to 30h when the device is in battery
mode, the LBAT75 is set to “1” the next time the device switches
back to Normal Mode.
Example - When the LBAT75 Remains at “0” in Battery Mode:
If the device enters into battery mode after the minute register
reaches 49h and switches back to Normal Mode before minute
register reaches 50h, then the LBAT75 bit will remain at “0” the
next time the device switches back to Normal Mode.
REAL TIME CLOCK FAIL BIT (RTCF)
This bit is set to a “1” after a total power failure. This is a read
only bit that is set by hardware (ISL12020M internally) when the
device powers up after having lost all power (defined as VDD = 0V
and VBAT = 0V). The bit is set regardless of whether VDD or VBAT
is applied first. The loss of only one of the supplies does not set
the RTCF bit to “1”. The first valid write to the RTC section after a
complete power failure resets the RTCF bit to “0” (writing one
byte is sufficient).
FN6667.6
January 9, 2015
ISL12020M
Interrupt Control Register (INT)
TABLE 5. FREQUENCY SELECTION OF IRQ/FOUT PIN
FREQUENCY,
FOUT
UNITS
FO3
FO2
FO1
FO0
0
Hz
0
0
0
0
32768
Hz
0
0
0
1
AUTOMATIC RESET BIT (ARST)
4096
Hz
0
0
1
0
This bit enables/disables the automatic reset of the ALM, LVDD,
LBAT85 and LBAT75 status bits only. When ARST bit is set to “1”,
these status bits are reset to “0” after a valid read of the
respective status register (with a valid STOP condition). When the
ARST is cleared to “0”, the user must manually reset the ALM,
LVDD, LBAT85 and LBAT75 bits.
1024
Hz
0
0
1
1
64
Hz
0
1
0
0
32
Hz
0
1
0
1
16
Hz
0
1
1
0
8
Hz
0
1
1
1
4
Hz
1
0
0
0
2
Hz
1
0
0
1
1
Hz
1
0
1
0
1/2
Hz
1
0
1
1
1/4
Hz
1
1
0
0
INTERRUPT/ALARM MODE BIT (IM)
1/8
Hz
1
1
0
1
This bit enables/disables the interrupt mode of the alarm
function. When the IM bit is set to “1”, the alarm will operate in
the interrupt mode, where an active low pulse width of 250ms
will appear at the IRQ/FOUT pin when the RTC is triggered by the
alarm, as defined by the alarm registers (0Ch to 11h). When the
IM bit is cleared to “0”, the alarm will operate in standard mode,
where the IRQ/FOUT pin will be set low until the ALM status bit is
cleared to “0”.
1/16
Hz
1
1
1
0
1/32
Hz
1
1
1
1
TABLE 3. INTERRUPT CONTROL REGISTER (INT)
ADDR
7
6
5
4
3
2
1
0
08h
ARST
WRTC
IM
FOBATB
FO3
FO2
FO1
FO0
WRITE RTC ENABLE BIT (WRTC)
The WRTC bit enables or disables write capability into the RTC
Timing Registers. The factory default setting of this bit is “0”.
Upon initialization or power-up, the WRTC must be set to “1” to
enable the RTC. Upon the completion of a valid write (STOP), the
RTC starts counting. The RTC internal 1Hz signal is synchronized
to the STOP condition during a valid write cycle.
TABLE 4.
IM BIT
INTERRUPT/ALARM FREQUENCY
0
Single Time Event Set By Alarm
1
Repetitive/Recurring Time Event Set By Alarm
POWER SUPPLY CONTROL REGISTER (PWR_VDD)
Clear Time Stamp Bit (CLRTS)
TABLE 6.
ADDR
09h
7
6
5
4
3
2
1
0
CLRTS
0
0
0
0
VDDTrip2
VDDTrip1
VDDTrip0
This bit clears Time Stamp VDD to Battery (TSV2B) and Time
Stamp Battery to VDD Registers (TSB2V). The default setting is 0
(CLRTS = 0) and the Enabled setting is 1 (CLRTS = 1).
FREQUENCY OUTPUT AND INTERRUPT BIT (FOBATB)
VDD Brownout Trip Voltage BITS (VDDTrip<2:0>)
This bit enables/disables the IRQ/FOUT pin during
battery-backup mode (i.e. VBAT power source active). When the
FOBATB is set to “1”, the IRQ/FOUT pin is disabled during
battery-backup mode. This means that both the frequency output
and alarm output functions are disabled. When the FOBATB is
cleared to “0”, the IRQ/FOUT pin is enabled during batterybackup mode. Note that the open-drain IRQ/FOUT pin will need a
pull-up to the battery voltage to operate in battery-backup mode.
These bits set the trip level for the VDD alarm, indicating that VDD
has dropped below a preset level. In this event, the LVDD bit in
the Status Register is set to “1”. See Table 7.
FREQUENCY OUT CONTROL BITS (FO<3:0>)
These bits enable/disable the frequency output function and
select the output frequency at the IRQ/FOUT pin. See Table 5 for
frequency selection. Default for the ISL12020M is FO<3:0> = 1h,
or 32.768kHz output (FOUT is ON). When the frequency mode is
enabled, it will override the alarm mode at the IRQ/FOUT pin.
Submit Document Feedback
17
TABLE 7. VDD TRIP LEVELS
VDDTrip2
VDDTrip1
VDDTrip0
TRIP VOLTAGE
(V)
0
0
0
2.295
0
0
1
2.550
0
1
0
2.805
0
1
1
3.060
1
0
0
4.250
1
0
1
4.675
FN6667.6
January 9, 2015
ISL12020M
BATTERY VOLTAGE TRIP VOLTAGE REGISTER
(PWR_VBAT)
TABLE 10. BATTERY LEVEL MONITOR TRIP BITS (VB75TP<2:0>)
VB75Tp2
VB75Tp1
VB75Tp0
BATTERY ALARM TRIP
LEVEL
(V)
0
0
0
1.875
0
0
1
2.025
0
1
0
2.250
0
1
1
2.475
1
0
0
2.700
RESEAL BIT (RESEALB)
1
0
1
3.750
This is the Reseal bit for actively disconnecting VBAT pin from the
internal circuitry. Setting this bit allows the device to disconnect the
battery and eliminate standby current drain while the device is
unused. Once VDD is powered up, this bit is reset and the VBAT pin is
then connected to the internal circuitry.
1
1
0
4.125
This register controls the trip points for the two VBAT alarms, with
levels set to approximately 85% and 75% of the nominal battery
level.
TABLE 8.
ADDR 7
0Ah
6
5
D RESEALB
4
3
2
1
0
VB85T VB85T VB85T VB75T VB75T VB75T
p2
p1
p0
p2
p1
p0
The application for this bit involves placing the chip on a board
with a battery and testing the board. Once the board is tested
and ready to ship, it is desirable to disconnect the battery to keep
it fresh until the board or unit is placed into final use. Setting
RESEALB = “1” initiates the battery disconnect and after VDD
power is cycled down and up again, the RESEAL bit is cleared to
“0”.
BATTERY LEVEL MONITOR TRIP BITS (VB85TP<2:0>)
Three bits select the first alarm (85% of Nominal VBAT) level for the
battery voltage monitor. There are total of 7 levels that could be
selected for the first alarm. Any of the of levels could be selected as
the first alarm with no reference as to nominal battery voltage level.
See Table 9.
TABLE 9. VB85T ALARM LEVEL
Initial AT and DT setting Register (ITRO)
These bits are used to trim the initial error (at room temperature)
of the crystal. Both Digital Trimming (DT) and Analog Trimming
(AT) methods are available. The digital trimming uses clock pulse
skipping and insertion for frequency adjustment. Analog
trimming uses load capacitance adjustment to pull the oscillator
frequency. A range of +62.5ppm to -61.5ppm is possible with
combined digital and analog trimming.
Initial values for the ITR0 register are preset internally and
recalled to RAM registers on power-up. These values can be
overwritten by the user although this is not suggested as the
resulting temperature compensation performance will be
compromised. Aging adjustment is normally a few ppm and can
be handled by writing to the IATR section.
AGING AND INITIAL TRIM DIGITAL TRIMMING BITS
(IDTR0<1:0>)
These bits allow ±30.5ppm initial trimming range for the crystal
frequency. This is meant to be a coarse adjustment if the range
needed is outside that of the IATR control. See Table 11. The
IDTR0 register should only be changed while the TSE (Temp
Sense Enable) bit is “0”.
VB85Tp2
VB85Tp1
VB85Tp0
BATTERY ALARM TRIP
LEVEL
(V)
0
0
0
2.125
0
0
1
2.295
0
1
0
2.550
0
1
1
2.805
1
0
0
3.060
The ISL12020M has a preset Initial Digital Trimming value
corresponding to the crystal in the module. This value is recalled
on initial power-up and should never be changed for best
temperature compensation performance, although the user may
change this preset value to adjust for aging or board mounting
changes if so desired.
1
0
1
4.250
TABLE 11. IDTR0 TRIMMING RANGE
1
1
0
4.675
BATTERY LEVEL MONITOR TRIP BITS (VB75TP<2:0>)
Three bits select the second alarm (75% of Nominal VBAT) level for
the battery voltage monitor. There are total of 7 levels that could be
selected for the second alarm. Any of the of levels could be selected
as the second alarm with no reference as to nominal Battery voltage
level. See Table 10.
Submit Document Feedback
18
IDTR01
IDTR00
TRIMMING RANGE
0
0
Default/Disabled
0
1
+30.5ppm
1
0
0ppm
1
1
-30.5ppm
FN6667.6
January 9, 2015
ISL12020M
AGING AND INITIAL ANALOG TRIMMING BITS
(IATR0<5:0>)
The IATR0 register should only be changed while the TSE (Temp
Sense Enable) bit is “0”.
The Initial Analog Trimming Register allows +32ppm to -31ppm
adjustment in 1ppm/bit increments. This enables fine frequency
adjustment for trimming initial crystal accuracy error or to
correct for aging drift.
TABLE 12. INITIAL AT AND DT SETTING REGISTER
ADDR
0Bh
The ISL12020M has a preset Initial Analog Trimming value
corresponding to the crystal in the module. This value is recalled
on initial power-up and should never be changed for best
temperature compensation performance, although the user may
change this preset value to adjust for aging or board mounting
changes if so desired.
7
6
5
4
3
2
1
0
IDTR0 IDTR0 IATR0 IATR0 IATR0 IATR0 IATR0 IATR0
1
0
5
4
3
2
1
0
Note that setting the IATR to the lowest settings (-31ppm) with the
default 32kHz output can cause the oscillator frequency to
become unstable on power-up. The lowest settings for IATR should
be avoided to insure oscillator frequency integrity.
TABLE 13. IATRO TRIMMING RANGE
IATR05
IATR04
IATR03
IATR02
IATR01
IATR00
TRIMMING RANGE
0
0
0
0
0
0
+32
0
0
0
0
0
1
+31
0
0
0
0
1
0
+30
0
0
0
0
1
1
+29
0
0
0
1
0
0
+28
0
0
0
1
0
1
+27
0
0
0
1
1
0
+26
0
0
0
1
1
1
+25
0
0
1
0
0
0
+24
0
0
1
0
0
1
+23
0
0
1
0
1
0
+22
0
0
1
0
1
1
+21
0
0
1
1
0
0
+20
0
0
1
1
0
1
+19
0
0
1
1
1
0
+18
0
0
1
1
1
1
+17
0
1
0
0
0
0
+16
0
1
0
0
0
1
+15
0
1
0
0
1
0
+14
0
1
0
0
1
1
+13
0
1
0
1
0
0
+12
0
1
0
1
0
1
+11
0
1
0
1
1
0
+10
0
1
0
1
1
1
+9
0
1
1
0
0
0
+8
0
1
1
0
0
1
+7
0
1
1
0
1
0
+6
0
1
1
0
1
1
+5
0
1
1
1
0
0
+4
0
1
1
1
0
1
+3
0
1
1
1
1
0
+2
0
1
1
1
1
1
+1
1
0
0
0
0
0
0
1
0
0
0
0
1
-1
1
0
0
0
1
0
-2
1
0
0
0
1
1
-3
1
0
0
1
0
0
-4
1
0
0
1
0
1
-5
1
0
0
1
1
0
-6
1
0
0
1
1
1
-7
Submit Document Feedback
19
FN6667.6
January 9, 2015
ISL12020M
TABLE 13. IATRO TRIMMING RANGE (Continued)
IATR05
IATR04
IATR03
IATR02
IATR01
IATR00
TRIMMING RANGE
1
0
1
0
0
0
-8
1
0
1
0
0
1
-9
1
0
1
0
1
0
-10
1
0
1
0
1
1
-11
1
0
1
1
0
0
-12
1
0
1
1
0
1
-13
1
0
1
1
1
0
-14
1
0
1
1
1
1
-15
1
1
0
0
0
0
-16
1
1
0
0
0
1
-17
1
1
0
0
1
0
-18
1
1
0
0
1
1
-19
1
1
0
1
0
0
-20
1
1
0
1
0
1
-21
1
1
0
1
1
0
-22
1
1
0
1
1
1
-23
1
1
1
0
0
0
-24
1
1
1
0
0
1
-25
1
1
1
0
1
0
-26
1
1
1
0
1
1
-27
1
1
1
1
0
0
-28
1
1
1
1
0
1
-29
1
1
1
1
1
0
-30
1
1
1
1
1
1
-31
ALPHA Register (ALPHA)
BETA Register (BETA)
TABLE 14. ALPHA REGISTER
ADDR
7
0Ch
D
6
5
4
3
TABLE 15.
2
1
0
ALPHA ALPHA ALPHA ALPHA ALPHA ALPHA ALPHA
6
5
4
3
2
1
0
The ALPHA variable is 8 bits and is defined as the temperature
coefficient of crystal from -40°C to T0, or the ALPHA Cold (there
is an Alpha Hot register that must be programmed as well). It is
normally given in units of ppm/°C2, with a typical value of
-0.034. The ISL12020M device uses a scaled version of the
absolute value of this coefficient in order to get an integer value.
Therefore, ALPHA<7:0> is defined as the (|Actual ALPHA Value| x
2048) and converted to binary. For example, a crystal with Alpha
of -0.034ppm/°C2 is first scaled (|2048*(-0.034)| = 70d) and
then converted to a binary number of 01000110b.
The practical range of Actual ALPHA values is from -0.020 to
-0.060.
The ISL12020M has a preset ALPHA value corresponding to the
crystal in the module. This value is recalled on initial power-up
and should remain unchanged for best compensation
performance, although the user can override this preset value if
so desired.
The ALPHA register should only be changed while the TSE (Temp
Sense Enable) bit is “0”. Note that both the ALPHA and the
ALPHA Hot registers need to be programmed with values for full
range temperature compensation.
Submit Document Feedback
20
ADDR
0Dh
7
TSE
6
5
4
3
2
1
BTSE BTSR BETA4 BETA3 BETA2 BETA1
0
BETA0
TEMPERATURE SENSOR ENABLED BIT (TSE)
This bit enables the Temperature Sensing operation, including the
temperature sensor, A/D converter and FATR/FDTR register
adjustment. The default mode after power-up is disabled (TSE = 0).
To enable the operation, TSE should be set to 1 (TSE = 1). When
temp sense is disabled, the initial values for IATR and IDTR registers
are used for frequency control.
All changes to the IDTR, IATR, ALPHA and BETA registers must be
made with TSE = 0. After loading the new values, TSE can be
enabled and the new values are used. When TSE is set to 1, the
temperature conversion cycle begins and will end when two
temperature conversions are completed. The average of the two
conversions is in the TEMP registers.
TEMP SENSOR CONVERSION IN BATTERY MODE BIT
(BTSE)
This bit enables the Temperature Sensing and Correction in battery
mode. BTSE = 0 (default) no conversion, Temp Sensing or
Compensation in battery mode. BTSE = 1 indicates Temp Sensing
and Compensation enabled in battery mode. The BTSE is disabled
when the battery voltage is lower than 2.7V. No temperature
compensation will take place with VBAT<2.7V.
FN6667.6
January 9, 2015
ISL12020M
FREQUENCY OF TEMPERATURE SENSING AND
CORRECTION BIT (BTSR)
This bit controls the frequency of Temp Sensing and Correction.
BTSR = 0 default mode is every 10 minutes, BTSR = 1 is every
1.0 minute. Note that BTSE has to be enabled in both cases. See
Table 16.
The temperature measurement conversion time is the same for
battery mode as for VDD mode, approximately 22ms. The battery
mode current will increase during this conversion time to
typically 68µA. The average increase in battery current is much
lower than this due to the small duty cycle of the ON-time versus
OFF-time for the conversion.
To figure the average increase in battery current, we take the
change in current times the duty cycle. For the 1 minute
temperature period the average current is as shown in
Equation 1:
0.022s
I BAT = ------------------  68A = 250nA
60s
(EQ. 1)
For the 10 minute temperature period the average current is as
shown in Equation 2:
0.022s
I BAT = ------------------  68A = 25nA
600s
(EQ. 2)
If the application has a stable temperature environment that
doesn’t change quickly, the 10 minute option will work well and
the backup battery lifetime impact is minimized. If quick
temperature variations are expected (multiple cycles of more
than 10° within an hour), then the 1 minute option should be
considered and the slightly higher battery current figured into
overall battery life.
TABLE 16. FREQUENCY OF TEMPERATURE SENSING AND
CORRECTION BIT
The BETA VALUES result is indexed in the right hand column and
the resulting Beta factor (for the register) is in the same row in
the left column.
The ISL12020M has a preset BETA value corresponding to the
crystal in the module. This value is recalled on initial power-up
and should never be changed for best temperature
compensation performance, although the user may override this
preset value if so desired.
The value for BETA should only be changed while the TSE (Temp
Sense Enable) bit is “0”. The procedure for writing the BETA
register involves two steps. First, write the new value of BETA with
TSE = 0. Then write the same value of BETA with TSE = 1. This will
insure the next temp sense cycle will use the new BETA value.
TABLE 17. BETA VALUES
BETA<4:0>
AT STEP ADJUSTMENT
01000
0.5000
00111
0.5625
00110
0.6250
00101
0.6875
00100
0.7500
00011
0.8125
00010
0.8750
00001
0.9375
00000
1.0000
10000
1.0625
10001
1.1250
10010
1.1875
10011
1.2500
10100
1.3125
BTSE
BTSR
TC PERIOD IN
BATTERY MODE
0
0
OFF
10101
1.3750
0
1
OFF
10110
1.4375
1
0
10 Minutes
10111
1.5000
1
1
1 Minute
11000
1.5625
GAIN FACTOR OF AT BIT (BETA<4:0>)
11001
1.6250
Beta is specified to take care of the Cm variations of the crystal.
Most crystals specify Cm around 2.2fF. For example, if Cm > 2.2fF,
the actual AT steps may reduce from 1ppm/step to approximately
0.80ppm/step. Beta is then used to adjust for this variation and
restore the step size to 1ppm/step.
11010
1.6875
11011
1.7500
11100
1.8125
11101
1.8750
11110
1.9375
11111
2.0000
BETA values are limited in the range from 01000 to 11111 as
shown in Table 17. To use Table 17, the device is tested at two AT
settings in Equation 3:
BETA VALUES =  AT  max  – AT  min  /63
(EQ. 3)
Where:
AT(max) = FOUT in ppm (at AT = 00H) and
AT(min) = FOUT in ppm (at AT = 3FH).
Submit Document Feedback
21
FN6667.6
January 9, 2015
ISL12020M
Final Analog Trimming Register (FATR)
ALARM Registers (10h to 15h)
This register shows the final setting of AT after temperature
correction. It is read-only; the user cannot overwrite a value to this
register. This value is accessible as a means of monitoring the
temperature compensation function. See Tables 18 and 19 (for
values).
The alarm register bytes are set up identical to the RTC register
bytes, except that the MSB of each byte functions as an enable
bit (enable = “1”). These enable bits specify which alarm
registers (seconds, minutes, etc.) are used to make the
comparison. Note that there is no alarm byte for year.
TABLE 18. FINAL ANALOG TRIMMING REGISTER
ADDR
7
6
5
0Eh
0
0
FATR5
4
3
FATR4 FATR3
2
1
0
FATR2
FATR1
FATR0
Final Digital Trimming Register (FDTR)
This register shows the final setting of DT after temperature
correction. It is read-only; the user cannot overwrite a value to
this register. The value is accessible as a means of monitoring
the temperature compensation function. The corresponding
clock adjustment values are shown in Table 20. The FDTR setting
has both positive and negative settings to adjust for any offset in
the crystal..
TABLE 19. FINAL DIGITAL TRIMMING REGISTER
ADDR
7
6
5
4
3
2
1
0
0Fh
0
0
0
FDTR4
FDTR3
FDTR2
FDTR1
FDTR0
TABLE 20. CLOCK ADJUSTMENT VALUES FOR FINAL DIGITAL
TRIMMING REGISTER
FDTR<4:0>
DECIMAL
ppm ADJUSTMENT
00000
0
0
00001
1
30.5
00010
2
61
00011
3
91.5
00100
4
122
00101
5
152.5
00110
6
183
00111
7
213.5
01000
8
244
01001
9
274.5
01010
10
305
10000
0
0
10001
-1
-30.5
10010
-2
-61
10011
-3
-91.5
10100
-4
-122
10101
-5
-152.5
10110
-6
-183
10111
-7
-213.5
11000
-8
-244
11001
-9
-274.5
11010
-10
-305
Submit Document Feedback
22
The alarm function works as a comparison between the alarm
registers and the RTC registers. As the RTC advances, the alarm
will be triggered once a match occurs between the alarm
registers and the RTC registers. Any one alarm register, multiple
registers, or all registers can be enabled for a match.
There are two alarm operation modes: Single Event and periodic
Interrupt Mode:
• Single Event Mode is enabled by setting the bit 7 on any of the
Alarm registers (ESCA0... EDWA0) to “1”, the IM bit to “0” and
disabling the frequency output. This mode permits a one-time
match between the Alarm registers and the RTC registers.
Once this match occurs, the ALM bit is set to “1” and the
IRQ/FOUT output will be pulled low and will remain low until
the ALM bit is reset. This can be done manually or by using the
auto-reset feature.
• Interrupt Mode is enabled by setting the bit 7 on any of the
Alarm registers (ESCA0... EDWA0) to “1”, the IM bit to “1” and
disabling the frequency output. The IRQ/FOUT output will now
be pulsed each time an alarm occurs. This means that once
the interrupt mode alarm is set, it will continue to alarm for
each occurring match of the alarm and present time. This
mode is convenient for hourly or daily hardware interrupts in
microcontroller applications such as security cameras or utility
meter reading.
To clear a single event alarm, the ALM bit in the status register
must be set to “0” with a write. Note that if the ARST bit is set to
1 (address 08h, bit 7), the ALM bit will automatically be cleared
when the status register is read.
Following are examples of both Single Event and periodic
Interrupt Mode alarms.
Example 1
• Alarm set with single interrupt (IM = “0”)
• A single alarm will occur on January 1 at 11:30 a.m.
• Set Alarm registers as follows:
FN6667.6
January 9, 2015
ISL12020M
TABLE 21.
ALARM
REGISTER
BIT
7
6 5
4
3
2
1
0
HEX
0
0
0
0
0
0
00h Seconds disabled
0 1
1
0
0
0
0
B0h Minutes set to 30,
enabled
0
1
0
0
0
1
91h Hours set to 11,
enabled
0 0
0
0
0
0
1
81h Date set to 1,
enabled
0
0
0
0
1
81h Month set to 1,
enabled
SCA0
0 0
MNA0
1
HRA0
1 0
DTA0
1
MOA0
1 0
DWA0
0
0
0 0
0
0
0
0
0
DESCRIPTION
00h Day of week
disabled
After these registers are set, an alarm will be generated when the
RTC advances to exactly 11:30 a.m. on January 1 (after seconds
changes from 59 to 00) by setting the ALM bit in the status register
to “1” and also bringing the IRQ/FOUT output low.
captures the FIRST VDD to Battery Voltage transition time and will
not update upon subsequent events, until cleared (only the first
event is captured before clearing). Set CLRTS = 1 to clear this
register (Add 09h, PWR_VDD register).
Note that the time stamp registers are cleared to all “0”,
including the month and day, which is different from the RTC and
alarm registers (those registers default to 01h). This is the
indicator that no time stamping has occurred since the last clear
or initial power-up. Once a time stamp occurs, there will be a
non-zero time stamp.
Time Stamp Battery to VDD Registers (TSB2V)
The Time Stamp Battery to VDD Register bytes are identical to
the RTC register bytes, except they do not extend beyond Month.
The Time Stamp captures the LAST transition of VBAT to VDD
(only the last event of a series of power-up/down events is
retained). Set CLRTS = 1 to clear this register (Add 09h,
PWR_VDD register).
DST Control Registers (DSTCR)
• Interrupts at one minute intervals when the seconds register is
at 30s.
8 bytes of control registers have been assigned for the Daylight
Savings Time (DST) functions. DST beginning (set Forward) time
is controlled by the registers DstMoFd, DstDwFd, DstDtFd and
DstHrFd. DST ending time (set Backward or Reverse) is controlled
by DstMoRv, DstDwRv, DstDtRv and DstHrRv.
• Set Alarm registers as follows:
Tables 23 and 24 describe the structure and functions of the DSTCR.
Example 2
• Pulsed interrupt once per minute (IM = “1”)
TABLE 22.
ALARM
REGISTER
DST FORWARD REGISTERS (20H TO 23H)
DST forward is controlled by the following DST Registers:
BIT
7 6 5 4 3 2 1 0 HEX
DESCRIPTION
SCA0
1 0 1 1 0 0 0 0 B0h Seconds set to 30,
enabled
MNA0
0 0 0 0 0 0 0 0 00h Minutes disabled
HRA0
0 0 0 0 0 0 0 0 00h Hours disabled
DTA0
0 0 0 0 0 0 0 0 00h Date disabled
MOA0
0 0 0 0 0 0 0 0 00h Month disabled
DWA0
0 0 0 0 0 0 0 0 00h Day of week disabled
Once the registers are set, the following waveform will be seen at
IRQ/FOUT:
RTC AND ALARM REGISTERS ARE BOTH “30s”
60s
FIGURE 15. IRQ/FOUT WAVEFORM
DST Enable
DSTE is the DST Enabling Bit located in Bit 7 of register 20h
(DstMoFdxx). Set DSTE = 1 will enable the DSTE function. Upon
powering up for the first time (including battery), the DSTE bit
defaults to “0”. When DSTE is set to “1” the RTC time must be at
least one hour before the scheduled DST time change for the
correction to take place. When DSTE is set to “0”, the DSTADJ bit
in the Status Register automatically resets to “0”.
DST Month Forward
DstMoFd sets the Month that DST starts. The format is the same
as for the RTC register month, from 1 to 12. The default value for
the DST begin month is 00h.
DST Day/Week Forward
DstDwFd contains both the Day of the Week and the Week of the
Month data for DST Forward control. DST can be controlled either
by actual date or by setting both the Week of the month and the
Day of the Week. DstDwFdE sets the priority of the Day/Week
over the Date. For DstDwFdE = 1, Day/Week is the priority. You
must have the correct Day of Week entered in the RTC registers
for the Day/Week correction to work properly.
Note that the status register ALM bit will be set each time the
alarm is triggered, but does not need to be read or cleared.
Time Stamp VDD to Battery Registers (TSV2B)
The TSV2B Register bytes are identical to the RTC register bytes,
except they do not extend beyond the Month. The Time Stamp
Submit Document Feedback
23
FN6667.6
January 9, 2015
ISL12020M
TABLE 23. DST FORWARD REGISTERS
ADDRESS
FUNCTION
7
6
5
4
3
2
1
0
20h
Month Forward
DSTE
0
0
MoFd20
MoFd13
MoFd12
MoFd11
MoFd10
21h
Day Forward
0
DwFdE
WkFd12
WkFd11
WkFd10
DwFd12
DwFd11
DwFd10
22h
Date Forward
0
0
DtFd21
DtFd20
DtFd13
DtFd12
DtFd11
DtFd10
23h
Hour Forward
0
HrFd21
HrFd20
HrFd13
HrFd12
HrFd11
HrFd10
TABLE 24. DST REVERSE REGISTERS
ADDRESS
NAME
7
6
5
4
3
2
1
0
24h
Month Reverse
0
0
0
MoRv20
MoRv13
MoRv12
MoRv11
MoRv10
25h
Day Reverse
0
DwRvE
WkRv12
WkRv11
WkRv10
DwRv12
DwRv11
DwRv10
26h
Date Reverse
0
0
DtRv21
DtRv20
DtRv13
DtRv12
DtRv11
DtRv10
27h
Hour Reverse
0
HrRv21
HrRv20
HrRv13
HrRv12
HrRv11
HrRv10
• Bits 0, 1, 2 contain the Day of the week information, which
sets the Day of the Week that DST starts. Note that Day of the
week counts from 0 to 6, like the RTC registers. The default for
the DST Forward Day of the Week is 00h (normally Sunday).
• Bits 3, 4, 5 contain the Week of the Month information that
sets the week that DST starts. The range is from 1 to 5 and
Week 7 is used to indicate the last week of the month. The
default for the DST Forward Week of the Month is 00h.
DST Date Forward
DstDtfd controls which Date DST begins. The format for the Date
is the same as for the RTC register, from 1 to 31. The default
value for DST forward date is 00h. DstDtFd is only effective if
DstDwFdE = 0.
DST Hour Forward
DstHrFd controls the hour that DST begins. The RTC hour and
DstHrFd registers have the same formats except there is no
Military bit for DST hour. The user sets the DST hour with the
same format as used for the RTC hour (AM/PM or MIL) but
without the MIL bit and the DST will still advance as if the MIL bit
were there. The default value for DST hour Forward is 00h.
DST REVERSE REGISTERS (24H TO 27H)
DST end (reverse) is controlled by the following DST Registers:
• Bits 0, 1, 2 contain the Day of the week information, which
sets the Day of the Week that DST ends. Note that Day of the
week counts from 0 to 6, like the RTC registers. The default for
the DST Reverse Day of the Week is 00h (normally Sunday).
• Bits 3, 4, 5 contain the Week of the Month information that sets
the week that DST ends. The range is from 1 to 5 and Week 7 is
used to indicate the last week of the month. The default for the
DST Reverse Week of the Month is 00h.
DST Date Reverse
DstDtRv controls which Date DST ends. The format for the Date is
the same as for the RTC register, from 1 to 31. The default value
for DST Date Reverse is 00h. The DstDtRv is only effective if the
DwRvE = 0.
DST Hour Reverse
DstHrRv controls the hour that DST ends. The RTC hour and
DstHrFd registers have the same formats except there is no
Military bit for DST hour. The user sets the DST hour with the
same format as used for the RTC hour (AM/PM or MIL) but
without the MIL bit and the DST will still advance as if the MIL bit
were there. The default value for DST hour Reverse is 00h.
TEMP Registers (TEMP)
DST Month Reverse
DstMoRv sets the Month that DST ends. The format is the same
as for the RTC register month, from 1 to 12. The default value for
the DST end month is October (10h).
DST Day/Week Reverse
DstDwRv contains both the Day of the Week and the Week of the
Month data for DST Reverse control. DST can be controlled either
by actual date or by setting both the Week of the month and the
Day of the Week. DstDwRvE sets the priority of the Day/Week
over the Date. For DstDwRvE = 1, Day/Week is the priority. You
Submit Document Feedback
must have the correct Day of Week entered in the RTC registers
for the Day/Week correction to work properly.
24
The temperature sensor produces an analog voltage output,
which is input to an A/D converter and produces a 10-bit
temperature value in degrees Kelvin. TK07:00 are the LSBs of the
code and TK09:08 are the MSBs of the code. The temperature
result is actually the average of two successive temperature
measurements to produce greater resolution for the temperature
control. The output code can be converted to degrees Centigrade
by first converting from binary to decimal, dividing by 2 and then
subtracting 273d.
Temperature in °C = [(TK <9:0>)/2] - 273
(EQ. 4)
FN6667.6
January 9, 2015
ISL12020M
The practical range for the temp sensor register output is from 446d
to 726d, or -50°C to +90°C. The temperature compensation
function is only guaranteed over -40°C to +85°C. The TSE bit must
be set to “1” to enable temperature sensing.
TABLE 25.
TEMP
7
6
5
4
3
2
1
0
TK0L
TK07 TK06 TK05 TK04 TK03 TK02 TK01 TK00
TK0M
0
0
0
0
0
0
TK09 TK08
NPPM Registers (NPPM)
The NPPM value is exactly 2x the net correction required to bring
the oscillator to 0ppm error. The value is the combination of
oscillator Initial Correction (IPPM) and crystal temperature
dependent correction (CPPM).
IPPM is used to compensate the oscillator offset at room
temperature and is controlled by the ITR0 and BETA registers,
which are fixed during factor test.
The CPPM compensates the oscillator frequency fluctuation over
temperature. It is determined by the temperature (T), crystal
curvature parameter (ALPHA) and crystal turn-over temperature
(XT0). T is the result of the temp sensor/ADC conversion, whose
decimal result is 2x the actual temperature in Kelvin. ALPHA is
from either the ALPHA (cold) or ALPHAH (hot) register depending
on T and XT0 is from the XT0 register.
TABLE 26. TURNOVER TEMPERATURE
ADDR
7
6
5
4
3
2
1
0
2Ch
0
0
0
XT4
XT3
XT2
XT1
XT0
The ISL12020M has a preset turnover temperature
corresponding to the crystal in the module. This value is recalled
on initial power-up and should never be changed for best
temperature compensation performance, although the user may
override this preset value if so desired.
Table 27 shows the values available, with a range from +17.5°C
to +32.5°C in +0.5°C increments. The default value is 00000b
or +25°C.
TABLE 27. XT0 VALUES
XT<4:0>
TURNOVER TEMPERATURE
01111
32.5
01110
32.0
01101
31.5
01100
31
01011
30.5
01010
30
01001
29.5
01000
29.0
NPPM is governed by Equation 5:
00111
28.5
NPPM = IPPM(ITR0,BETA) + ALPHA x (T-T0)2
00110
28.0
NPPM = IPPM + CPPM
00101
27.5
00100
27.0
00011
26.5
00010
26.0
ALPHA =   2048
00001
25.5
T is the reading of the ADC, result is 2 x temperature in degrees
Kelvin.
00000
25.0
10000
25.0
10001
24.5
10010
24.0
10011
23.5
10100
23.0
10101
22.5
10110
22.0
10111
21.5
TURNOVER TEMPERATURE (XT<3:0>)
11000
21.0
The apex of the Alpha curve occurs at a point called the turnover
temperature, or XT0. Crystals normally have a turnover
temperature between +20°C and +30°C, with most occurring
near +25°C.
11001
20.5
11010
20.0
11011
19.5
11100
19.0
11101
18.5
2
ALPHA   T – T0 
NPPM = IPPM + ---------------------------------------------------4096
(EQ. 5)
Where
(EQ. 6)
T =  2  298  + XT0
or
T = 596 + XT0
Note that NPPM can also be predicted from the FATR and FDTR
register by the relationship (all values in decimal):
NPPM = 2*(BETA*FATR - (FDTR-16))
XT0 Registers (XT0)
Submit Document Feedback
25
FN6667.6
January 9, 2015
ISL12020M
The ALPHAH register should only be changed while the TSE
(Temp Sense Enable) bit is “0”.
TABLE 27. XT0 VALUES (Continued)
XT<4:0>
TURNOVER TEMPERATURE
11110
18.0
11111
17.5
User Registers (Accessed by
Using Slave Address 1010111x)
ALPHA Hot Register (ALPHAH)
Addresses [00h to 7Fh]
TABLE 28. ALPHA HOT REGISTER
ADDR
7
2Dh
D
6
5
4
3
2
1
0
ALP_H ALP_H ALP_H ALP_H ALP_H ALP_H ALP_H
6
5
4
3
2
1
0
The ALPHA Hot variable is 7 bits and is defined as the temperature
coefficient of Crystal from the XT0 value to +85°C (both Alpha Hot
and Alpha Cold must be programmed to provide full temperature
compensation). It is normally given in units of ppm/°C2, with a
typical value of -0.034. Like the ALPHA cold version, a scaled
version of the absolute value of this coefficient is used in order to
get an integer value. Therefore, ALP_H<7:0> is defined as the
(|Actual Alpha Hot Value| x 2048) and converted to binary. For
example, a crystal with Alpha Hot of -0.034ppm/°C2 is first scaled
(|2048*(-0.034)| = 70d) and then converted to a binary number
of 01000110b.
The practical range of Actual ALPHAH values is from -0.020 to
-0.060.
The ISL12020M has a preset ALPHAH value corresponding to the
crystal in the module. This value is recalled on initial power-up
and should never be changed for best temperature
compensation performance, although the user may override this
preset value if so desired.
These registers are 128 bytes of battery-backed user SRAM. The
separate I2C slave address must be used to read and write to
these registers.
I2C Serial Interface
The ISL12020M supports a bidirectional bus oriented protocol.
The protocol defines any device that sends data onto the bus as a
transmitter and the receiving device as the receiver. The device
controlling the transfer is the master and the device being
controlled is the slave. The master always initiates data transfers
and provides the clock for both transmit and receive operations.
Therefore, the ISL12020M operates as a slave device in all
applications.
All communication over the I2C interface is conducted by sending
the MSB of each byte of data first.
Protocol Conventions
Data states on the SDA line can change only during SCL LOW
periods. SDA state changes during SCL HIGH are reserved for
indicating START and STOP conditions (see Figure 16). On
power-up of the ISL12020M, the SDA pin is in the input mode.
.
SCL
SDA
DATA
STABLE
START
DATA
CHANGE
DATA
STABLE
STOP
FIGURE 16. VALID DATA CHANGES, START AND STOP CONDITIONS
SCL FROM
MASTER
1
8
SDA OUTPUT FROM
TRANSMITTER
9
HIGH IMPEDANCE
HIGH IMPEDANCE
SDA OUTPUT FROM
RECEIVER
START
ACK
FIGURE 17. ACKNOWLEDGE RESPONSE FROM RECEIVER
Submit Document Feedback
26
FN6667.6
January 9, 2015
ISL12020M
SIGNALS FROM
THE MASTER
SIGNAL AT SDA
S
T
A
R
T
WRITE
ADDRESS
BYTE
IDENTIFICATION
BYTE
1 1 0 1 1 1 1 0
SIGNALS FROM
THE ISL12020M
S
T
O
P
DATA
BYTE
0 0 0 0
A
C
K
A
C
K
A
C
K
FIGURE 18. BYTE WRITE SEQUENCE (SLAVE ADDRESS FOR CSR SHOWN)
All I2C interface operations must begin with a START condition,
which is a HIGH-to-LOW transition of SDA while SCL is HIGH. The
ISL12020M continuously monitors the SDA and SCL lines for the
START condition and does not respond to any command until this
condition is met (see Figure 16). A START condition is ignored
during the power-up sequence.
All I2C interface operations must be terminated by a STOP
condition, which is a LOW-to-HIGH transition of SDA while SCL is
HIGH (see Figure 16). A STOP condition at the end of a read
operation or at the end of a write operation to memory only
places the device in its standby mode.
An acknowledge (ACK) is a software convention used to indicate
a successful data transfer. The transmitting device, either master
or slave, releases the SDA bus after transmitting eight bits.
During the ninth clock cycle, the receiver pulls the SDA line LOW
to acknowledge the reception of the eight bits of data (see
Figure 17).
The ISL12020M responds with an ACK after recognition of a
START condition followed by a valid Identification Byte and once
again, after successful receipt of an Address Byte. The
ISL12020M also responds with an ACK after receiving a Data
Byte of a write operation. The master must respond with an ACK
after receiving a Data Byte of a read operation.
Device Addressing
Following a start condition, the master must output a Slave Address
Byte. The 7 MSBs are the device identifiers. These bits are
“1101111” for the RTC registers and “1010111” for the User SRAM.
The last bit of the Slave Address Byte defines a read or write
operation to be performed. When this R/W bit is a “1”, a read
operation is selected. A “0” selects a write operation (refer to
Figure 19).
After loading the entire Slave Address Byte from the SDA bus, the
ISL12020M compares the device identifier and device select bits
with “1101111” or “1010111”. Upon a correct compare, the device
outputs an acknowledge on the SDA line.
Following the Slave Byte is a one byte word address. The word
address is either supplied by the master device or obtained from an
internal counter. On power-up, the internal address counter is set to
address 00h, so a current address read starts at address 00h. When
required, as part of a random read, the master must supply the 1
Word Address Bytes, as shown in Figure 20.
Submit Document Feedback
27
In a random read operation, the slave byte in the “dummy write”
portion must match the slave byte in the “read” section. For a
random read of the Control/Status Registers, the slave byte must be
“1101111x” in both places.
1
1
0
1
1
1
1
R/
SLAVE ADDRESS
BYTE
A7
A6
A5
A4
A3
A2
A1
A0
WORD ADDRESS
D7
D6
D5
D4
D3
D2
D1
D0
DATA BYTE
FIGURE 19. SLAVE ADDRESS, WORD ADDRESS AND DATA BYTES
Write Operation
A Write operation requires a START condition, followed by a valid
Identification Byte, a valid Address Byte, a Data Byte and a STOP
condition. After each of the three bytes, the ISL12020M
responds with an ACK. At this time, the I2C interface enters a
standby state.
Read Operation
A Read operation consists of a three byte instruction, followed by
one or more Data Bytes (see Figure 20). The master initiates the
operation issuing the following sequence: a START, the
Identification byte with the R/W bit set to “0”, an Address Byte, a
second START and a second Identification byte with the R/W bit
set to “1”. After each of the three bytes, the ISL12020M responds
with an ACK. Then the ISL12020M transmits Data Bytes as long as
the master responds with an ACK during the SCL cycle following
the eighth bit of each byte. The master terminates the read
operation (issuing a STOP condition) following the last bit of the
last Data Byte (see Figure 20).
The Data Bytes are from the memory location indicated by an
internal pointer. This pointer’s initial value is determined by the
Address Byte in the Read operation instruction and increments
by one during transmission of each Data Byte. After reaching the
memory location 2Fh, the pointer “rolls over” to 00h and the
device continues to output data for each ACK received.
FN6667.6
January 9, 2015
ISL12020M
SIGNALS
FROM THE
MASTER
S
T
A
R
T
SIGNAL AT
SDA
IDENTIFICATION
BYTE WITH
R/W = 0
S
T
A
R
T
ADDRESS
BYTE
A
C
K
S
T
O
P
A
C
K
1 1 0 1 1 1 1 1
1 1 0 1 1 1 1 0
A
C
K
SIGNALS FROM
THE SLAVE
IDENTIFICATION
BYTE WITH
R/W = 1
A
C
K
A
C
K
FIRST READ
DATA BYTE
LAST READ
DATA BYTE
FIGURE 20. READ SEQUENCE (CSR SLAVE ADDRESS SHOWN)
Application Section
Power Supply Considerations
The ISL12022M contains programmed EEPROM registers which
are recalled to volatile RAM registers during initial power-up.
These registers contain DC voltage, frequency and temperature
calibration settings. Initial power-up can be either application of
VBAT or VDD power, whichever is first. It is important that the
initial power-up meet the power supply slew rate specification to
avoid faulty EEPROM power-up recall. Also, any glitches or low
voltage DC pauses should be avoided, as these may activate
recall at a low voltage and load erroneous data into the
calibration registers. Note that a very slow VDD ramp rate
(outside data sheet limits) will almost always trigger erroneous
recall and should be avoided entirely.
Battery-Backup Details
The ISL12020M has automatic switchover to battery-backup
when the VDD drops below the VBAT mode threshold. A wide
variety of backup sources can be used, including standard and
rechargeable lithium, Super Capacitors, or regulated secondary
sources. The serial interface is disabled in battery-backup, while
the oscillator and RTC registers are operational. The SRAM
register contents are powered to preserve their contents as well.
The input voltage range for VBAT is 1.8V to 5.5V, but keep in
mind the temperature compensation only operates for
VBAT > 2.7V. Note that the device is not guaranteed to operate
with a VBAT < 1.8V, so the battery should be changed before
discharging to that level. It is strongly advised to monitor the low
battery indicators in the status registers and take action to
replace discharged batteries.
If a Super Capacitor is used, it is possible that it may discharge to
below 1.8V during prolonged power-down. Once powered up, the
device may lose serial bus communications until both VDD and
VBAT are powered down together. To avoid that situation,
including situations where a battery may discharge deeply, the
circuit in Figure 21 can be used.
.
VDD = 2.7V
TO 5.5V
ISL12020M
VDD
JBAT
DBAT
BAT43W
VBAT
CIN
0.1µF
CBAT
0.1µF
+ VBAT = 1.8V
TO 3.2V
GND
FIGURE 21. SUGGESTED BATTERY-BACKUP CIRCUIT
The VDD negative slew rate should be limited to below the data
sheet spec (10V/ms) otherwise battery switchover can be
delayed, resulting in SRAM contents corruption and oscillator
operation interruption.
Some applications will require separate supplies for the RTC VDD
and the I2C pullups. This is not advised, as it may compromise
the operation of the I2C bus. For applications that do require
serial bus communication with the RTC VDD powered down, the
SDA pin must be pulled low during the time the RTC VDD ramps
down to 0V. Otherwise, the device may lose serial bus
communications once VDD is powered up and will return to
normal operation ONLY once VDD and VBAT are both powered
down together.
Layout Considerations
The ISL12020M contains a quarts crystal and requires special
handling during PC board assembly. Excessive shock and vibrations
should be avoided. Ultrasound cleaning is not advisable. See Note 7
on page 6 in the electrical specifications table pertaining to solder
reflow effects on oscillator accuracy.
The crystal pins X1 and X2 have a very high impedance and
oscillator circuits operating at low frequencies (such as
32.768kHz) are known to pick up noise very easily if layout
precautions are not followed. Most instances of erratic clocking
or large accuracy errors can be traced to the susceptibility of the
oscillator circuit to interference from adjacent high speed clock
or data lines. Careful layout of the RTC circuit will avoid noise
pickup and insure accurate clocking.
The diode, DBAT, will add a small drop to the battery voltage but
will protect the circuit should battery voltage drop below 1.8V.
The jumper is added as a safeguard should the battery ever need
to be disconnect from the circuit.
Submit Document Feedback
28
FN6667.6
January 9, 2015
ISL12020M
Figure 22 shows a suggested layout for the ISL12020M device.
Three main precautions should be followed:
1. Do not run the serial bus lines or any high speed logic lines in
the vicinity of the X1 and X2 pins. These logic level lines can
induce noise in the oscillator circuit, causing misclocking.
2. Add a ground trace around the device with one end
terminated at the chip ground. This guard ring will provide
termination for emitted noise in the vicinity of the RTC device.
3. Do not run a ground or power plane immediately under the
RTC. This will add capacitance to the X1/X2 pins and change
the trimmed frequency of the oscillator. Instead, try to leave a
gap in any planes under the RTC device.
.
GROUND
RING
FOUT
SCL
SDA
FIGURE 22. SUGGESTED LAYOUT FOR ISL12020M
The best way to run clock lines around the RTC is to stay outside
of the ground ring by at least a few millimeters. Also, use the
VBAT and VDD as guard ring lines as well, they can isolate clock
lines from the X1 and X2 pins. In addition, if the IRQ/FOUT pin is
used as a clock, it should be routed away from the RTC device as
well.
Measuring Oscillator Accuracy
The best way to analyze the ISL12020M frequency accuracy is to
set the IRQ/FOUT pin for a specific frequency and look at the
output of that pin on a high accuracy frequency counter (at least
7 digits accuracy). Note that the IRQ/FOUT is an drain output and
will require a pull-up resistor.
Using the 1.0Hz output frequency is the most convenient as the
ppm error is just as shown in Equation 7:
(EQ. 7)
ppm error =  F OUT – 1   1e6
Other frequencies may be used for measurement but the error
calculation becomes more complex.
When the proper layout guidelines above are observed, the
oscillator should start-up in most circuits in less than one second.
When testing RTC circuits, a common impulse is to apply a scope
probe to the circuit at the X2 pin (oscillator output) and observe
the waveform. DO NOT DO THIS! Although in some cases you may
see a usable waveform, due to the parasitics (usually 10pF to
ground) applied with the scope probe, there will be no useful
information in that waveform other than the fact that the circuit
is oscillating. The X2 output is sensitive to capacitive impedance
so the voltage levels and the frequency will be affected by the
Submit Document Feedback
29
parasitic elements in the scope probe. Use the FOUT output and a
frequency counter for the most accurate results.
Temperature Compensation Operation
The ISL12020M temperature compensation feature needs to be
enabled by the user. This must be done in a specific order as
follows:
1. Read register 0Dh, the BETA register. This register contains
the 5-bit BETA trimmed value, which is automatically loaded
on initial power-up. Mask off the 5LSB’s of the value just read.
2. Bit 7 of the BETA register is the master enable control for
temperature sense operation. Set this to “1” to allow
continuous temperature frequency correction. Frequency
correction will then happen every 60s with VDD applied.
3. Bits 5 and 6 of the BETA register control temperature
compensation in battery-backup mode (see Table 16 on
page 21). Set the values for the operation desired.
4. Write back to register 0Dh making sure not to change the 5
LSB values and include the desired compensation control
bits.
Note that every time the BETA register is written with the TSE
bit = 1, a temperature compensation cycle is instigated and a
new correction value will be loaded into the FATR/FDTR registers
(if the temperature changed since the last conversion).
Also note that registers 0Bh and 0Ch, the ITR0 and ALPHA
registers, should not be changed. If they must be written be sure
to write the same values that are recalled from initial power-up.
The ITR0 register may be written if the user wishes to recalibrate
the oscillator frequency at room temperature for aging or board
mounting. The original recalled value can be rewritten if desired
after testing.
Daylight Savings Time (DST) Example
DST involves setting the forward and back times and allowing the
RTC device to automatically advance the time or set the time
back. This can be done for current year and future years. Many
regions have DST rules that use standard months, weeks and
time of the day, which permit a preprogrammed, permanent
setting.
An example setup for the ISL12020M is in Table 29.
TABLE 29. DST EXAMPLE
VARIABLE
Month Forward and DST
Enable
VALUE
April
REGISTER
VALUE
15h
84h
1st Week and
Week and Day Forward
and select Day/Week, not Sunday
Date
16h
48h
Date Forward
not used
17h
00h
Hour Forward
2am
18h
02h
Month Reverse
October
19h
10h
Last Week and 1Ah
Week and Day Reverse
and select Day/Week, not Sunday
Date
78h
Date Reverse
00h
not used
1Bh
FN6667.6
January 9, 2015
ISL12020M
TABLE 29. DST EXAMPLE (Continued)
VARIABLE
Hour Reverse
VALUE
2am
REGISTER
1Ch
VALUE
02h
The Enable bit (DSTE) is in the Month forward register, so the BCD
value for that register is altered with the additional bit. The Week
and Day values along with Week/Day vs Date select bit is in the
Week/Day register, so that value is also not straight BCD. Hour
and Month are normal BCD, but the Hour doesn’t use the MIL bit
since Military time PM values are already discretely different
from AM/PM time PM values. The DST reverse setting utilizes the
option to select the last week of the month for October, which
could have 4 or 5 weeks but needs to have the time change on
the last Sunday.
Note that the DSTADJ bit in the status register monitors whether
the DST forward adjustment has happened. When it is “1”, DST
forward has taken place. When it is “0”, then either DST reverse
has happened, or it has been reset either by initial power-up or if
the DSTE bit has been set to “0”.
Submit Document Feedback
30
FN6667.6
January 9, 2015
ISL12020M
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you
have the latest Rev.
DATE
REVISION
CHANGE
January 9, 2015
FN6667.6
Updated datasheet applying Intersil’s new standards.
On page 1, added bullet (AN1389) to the Related Literature section.
Updated the temperature range from “-40°C to +85°C” to “0°C to +85°C” on page 1 in paragraph 1, on page 5
in the Pin Descriptions table for X2 and X1 pins and on page 11 in paragraph 1.
On page 7, updated FoutT by the following:
added “0°C to +85°C” to the test conditions
added “-30°C to +85C” and “-40°C to +85°C” rows
Updated Products verbiage to About Intersil verbiage.
October 28, 2011
FN6667.5
On page 1, corrected Figure 1, Typical Application Circuit to show that pin 6/15 are not connected to ground.
On page 4, Ordering Information, added ISL12020MIRZ-EVALZ evaluation board.
On page 5, Pin Descriptions, added Ground pin row, separated VDD pin. Bolded No Connection for the Thermal
Pad.
On page 6, Absolute Maximum Ratings, added shock, vibration.
On page 6, for IDD1 at 3V/5V limits, changed MAX from 7/6µA to 15/14µA.
On page 7, added VDDSR+ as typical, with Note 17.
On page 8, added Note 17 for VDDSR+
On page 16, under Oscillator Fail Bit, changed text to: “Oscillator Fail Bit indicates that the oscillator has failed.
The oscillator frequency is either zero or very far from the desired 32.768kHz due to failure, PC board
contamination or mechanical issues.”
On page 16, under Daylight Savings Time Change Bit, removed “DSTADJ can be set to “1” for instances where
the RTC device is initialized during the DST Forward period.” Added “It is read-only and cannot be written. Setting
time during a DST forward period will not set this bit to “1”.”
On page 22, Table 19, changed FDTR column head from <2:0> to <4:0>.
On page 22, Tables 20 and 21, corrected addresses.
On page 28, added Power Supply Considerations section.
April 23, 2010
Submit Document Feedback
Added “Latch-up (Tested per JESD-78B; Class 2, Level A)
100mA or 1.5 * VMAX Input” on page 6
Added “Maximum Junction Temperature +85°C” on page 6
Added “” on page 1
Added “Thermal Pad” description to “Pin Descriptions” on page 5. Added “Thermal Pad” label to “Pin
Configuration” on page 5.
Added cross references to page numbers in “Revision History”.
Updated Package Outline Drawing on page 34 to most recent revision. Changes were as follows:
Revised note 8 from:
"Soldering required to PCB for X1 and X2 pads each on a separate floating metal (GRN)."
to:
"Soldering required to PCB for X1 and X2 pads to separate and non-connected metal pads."
Changed Note 2 from:
"These Intersil plastic packaged products employ special material sets, molding compounds and 100% matte
tin plate plus anneal (e3) termination finish. These products do contain Pb but they are RoHS compliant by
exemption 7 (lead in high melt temp solder for internal connections) and exemption 5 (lead in piezoelectric
elements).."
to:
"These Intersil plastic packaged products employ special material sets, molding compounds and 100% matte
tin plate plus anneal (e3) termination finish. These products do contain Pb but they are RoHS compliant by
exemption 7 (lead in high melting temp solder and in piezoelectronic devices) and exemption 5 (lead in glass
of electronic components).."
31
FN6667.6
January 9, 2015
ISL12020M
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you
have the latest Rev. (Continued)
DATE
REVISION
CHANGE
February 11, 2010
FN6667.4
Updated Note 2 in Ordering Information table from “These Intersil Pb-free plastic packaged products employ
special Pb-free material sets, molding compounds/die attach materials and 100% matte tin plate plus anneal (e3
termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations).
Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free
requirements of IPC/JEDEC J STD-020.” to “These Intersil plastic packaged products employ special material
sets, molding compounds and 100% matte tin plate plus anneal (e3) termination finish. These products do contain
Pb but they are RoHS compliant by exemption 7 (lead in high melt temp solder for internal connections) and
exemption 5 (lead in piezoelectric elements). These Intersil RoHS compliant products are compatible with both
SnPb and Pb-free soldering operations. These Intersil RoHS compliant products are MSL classified at Pb-free peak
reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.”
Changed "Pb-Free" in page 1 “Features” and page 4 “Ordering Information” to "RoHS Compliant"
October 22, 2009
July 24, 2009
Converted to New Intersil Template - Matched front page to match ISL12022M with the exception of pinout
change from SOIC to DFN. Updated ordering information by numbering all notes, setting up links, added MSL
(Moisture Sensitivity Level) note. Updated word "Pinout" to "Pin Configuration". Pin Descriptions updated by
adding descriptive text taken from page 9. Deleted Text Pin Descriptions that were on page 9. Changed Thermal
information from "Tja 85, Tjc 3" To "Tja 40, Tjc 3.5" to match ASYD in Intrepid. Pb-free reflow link now shown in
blue. Updated Notes in Electrical Spec Tables to follow flow of numbers when referenced. Added "boldface
limits..." text in Electrical Spec Conditions to indicate Min and Max over-temp. Bolded all over-temp Min and Max
values. Added Revision History and Products information with links. Updated POD from Rev0 to Rev1 to match
Intrepid. Added Table of Contents.
FN6667.3
June 22, 2009
January 15, 2009
Page 1: in the Features section, corrected typo in the second bullet from:
20 Ld DFN Package (for SOIC package see ISL12020M)
To:20 Ld DFN Package (for SOIC package see ISL12022M)
No rev, no date change, no formal review necessary
Changes in Word document attached in Intrepid.
http://intranet.intrepid.intersil.com/Windchill/servlet/WindchillAuthGW/wt.content.ContentHttp/viewContent
/12020M.doc?u8&HttpOperationItem=wt.content.ApplicationData%3A120896672&ContentHolder=ext.isil.p
art.mcol.MCOL%3A120896665
FN6667.2
Submit Document Feedback
32
Added text and equations for Ibat for temp sense ON and for relative accuracy for 1m vs 10m interval
Added text clarifying that no compensation at Vbat<2.7V
Revised entire “DAYLIGHT SAVING TIME CHANGE BIT (DSTADJ)” on page 16
Added Application Example for DST - “Daylight Savings Time (DST) Example” on page 29
Added requirement for Vbat>1.8V in Vbat note.
Added apps circuit to survive Vbat<1.8V
Corrected all occurrences of Alpha tables
Bolded and shaded the COMPENSATION registers in Table 1 to indicate they are not to be overwritten. Also
bolded an advisory in the register sections.
Fixed blank bits in register tables and in text.
Register Table 1: Change default values for compensation to xx's, they are different with each device.
Added Datasheet curves
Added statement to Apps section on crystal handling (in “Layout Considerations” on page 28.)
Applied Intersil standards as follows: Updated lead finish note in “Ordering Information”, added Theta JC note
for thermal resistance, updated over-temp note in Electrical Specification tables, numbered equations that were
not initially, updated POD to latest version, which includes following edits:
Note 6 revised from “Soldering required to PCB for X1 and X2 pads each on a separate floating metal (GRN).”to
“The X1 and X2 pads need to be soldered down to the PCB on separate and electrically isolated land pads.”
Minor dimensions included based on customer input and laid out in new format.
On page 6: IDD1 - Changed Max from 6.5 to 7 for VDD = 5V and 5.5 to 6 for VDD = 3V.
On page 3: Remove DeltaATLSB spec
On page 7: Hysteresis spec - Remove Min and set Typ to 0.05 x VDD
on page 8: tHD:DAT - Change Min from 0 to 20
On page 14: For Table 1, yellow shaded and bolded XTO and ALPHAH registers
On page 21: Eq. 3 - Changed "BETAVALUES" to "BETA VALUES"
On page 29: Eq. 7 - Change "ppmerror" to "ppm error"
On page 26: Changed title for Table 28 from “ALPHA REGISTER” to "ALPHA HOT REGISTER"
On Page 16: Under “Initial AT and DT setting Register (ITRO)” on page 18, changed range value from 62.6ppm
to 62.5ppm.
FN6667.6
January 9, 2015
ISL12020M
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you
have the latest Rev. (Continued)
DATE
REVISION
CHANGE
March 28, 2008
FN6667.1
Removed Min and Max limits for “Oscillator Initial Accuracy” on page 6. Added Typ of ±2, Replaced Note 11
(Parts are 100% tested at +25°C. Temperature limits established by characterization and are not production
tested.) with Note 9 (Limits should be considered typical and are not production tested).
February 27, 2008
FN6667.0
Initial Release to web
About Intersil
Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products
address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product
information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support
For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time
without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be
accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third
parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
Submit Document Feedback
33
FN6667.6
January 9, 2015
ISL12020M
Package Outline Drawing
L20.5.5x4.0
20 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE
Rev 2, 9/09
0.10
2.10
5.5
0.300
A
B
10 X 0.50
10X 0.50
0.66
R0.0750
0.30
11
20
2X1.30
4.0
R0.0750
2.20
PIN #1
INDEX AREA 6
0.10
10
18X 0.50
2X
PIN 1
INDEX AREA
TOP VIEW
0.20
2.25
0.10M C A B 10 x 0.25
4
1
10X 0.25
0.35
2.45
(4.95)
BOTTOM VIEW
(2X 0.20)
(4.50 )
10X 0.50 10X 0.50
10X 0.45
10 X 0.25
10X 0.70
SEE DETAIL "X"
PACKAGE
BOUNDARY
2X 1.50
(2.20)
0.10 C
(4.40)
1.30
(3.0)
SEATING PLANE
0.08 C
C
SIDE VIEW
0.68
0.16
10X 0.25
2X 2.45
0.30
2.10
(0.10)
(4.85)
C
0.2 REF
5
(4.95)
0-0.05
DETAIL "X"
TYPICAL RECOMMENDED LAND PATTERN
NOTES:
1. Dimensions are in millimeters.
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSEY14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
Angular ±2°
4. Dimension applies to the metallized terminal and is measured
between 0.015mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 indentifier may be
either a mold or mark feature.
7. No other electrical connection allowed under backside of X1 or X2 areas.
8. Soldering required to PCB for X1 and X2 pads to separate and
non-connected metal pads.
Submit Document Feedback
34
FN6667.6
January 9, 2015