AN-158 LITELINK™ III Application Circuit Calculations

Application Note: AN-158
LITELINK™ III
Application Circuit Calculations
AN-158-R03
www.ixysic.com
1
Application Note: AN-158
1. Introduction
IXYS IC Division recommends using the application
circuits provided in LITELINK III (CPC5620 and
CPC5621) datasheet and application notes. These
circuits have been designed and tested to comply with
applicable regulatory requirements. It is possible,
however, to adjust the values of certain application
circuit components to achieve specific results.
This application note provides the equations used by
our engineers to arrive at the recommended
application circuit values. With this information you will
be able to make slight adjustments. Changes to the
provided recommendations may yield an application
circuit that does not meet safety and other regulatory
or performance requirements.
Mnemonics in the equations refer to components in
the standard LITELINK III application circuit shown in
Figure 1.
AN-158-R03
www.ixysic.com
2
Application Note: AN-158
Figure 1. LITELINK III Resistive Termination Circuit
3.3 or 5 V
A
U1
LITELINK III
A
1
(RTX)
2
3
TX-
4
TX+
5
6
CID
TXSM
TX-
ZTX
TX+
ZNT
TX
TXSL
BRNTS
OH
9 RING
10 CID
GAT
NTF
DCS1
11 RX12 RX+
RXRX+
TXF
GND
8
RING
REFL
VDD
MODE
7
OH
BR-
DCS2
ZDC
13 SNP+
14 SNP-
BRRPB
15 RXF
16 RX
RXS
VDDL
32
RTXF
31
30
BR-
29
RNTX
28
RDCS1A
RNTS
RDCS1B
27
26
RGAT
25
24
CGAT
RNTF
23
RDCS2
22
RDCS3
21
CDCS
BR-
RZDC
20
RHTF
19
RVDDL
BR-
BR-
18
+
17
TIP
RHTX
RRXF
RZTX
RPB
-
1
BR-
A
BR-
BRZ ZNT
2
RING
BR-
CSNP-
RSNP-2
RSNP-1
CSNP+
RSNP+2
RSNP+1
RSNPD
AN-158-R03
www.ixysic.com
3
Application Note: AN-158
2. LITELINK III DC Characteristic Equations
The following equations describe the dc operating
characteristics of the telephone line side of LITELINK
III and LITELINK III dc requirements for the loop.
2.1 Loop Current Limit
RZDC, RZTX, and RZNT determine the off-hook loop
current.
Adjust the value of RZDC to modify the loop current
limit characteristics.
1V
0.625V + 5.5mA
I CL = ------------- + -----------------------------R ZDC
R ZTX || R ZNT
2.2 Minimum Line Operating Current
The portion of the LITELINK on the telephone line side
of the internal optical barrier is powered from the
phone line, and requires a minimum operating current
from the phone line to work. This value is calculated
as follows:
0.625V + 5.5mA
I MIN = -----------------------------R ZTX || R ZNT
2.3 DC Line Current Versus Line Voltage Characteristics
2.3.1 Minimum Loop Voltage
The minimum loop voltage with which LITELINK III will
operate is defined as:
Note: RDCS3 is not needed in circuits where ratio
constraint described above is met. RDCS3 is not used
in IXYS Integrated Circuits Division application circuits
where the error introduced is negligible.
V LINE ≥ V BRIDGE + V PEAK + 3.25V
where VPEAK is the peak value of the signal on the
line.
2.3.2 Line Current Programming Resistor
Ratio Requirement
LITELINK III requires the following circuit ratio for
operation:
R DCS 1 || R DCS 3
1
---------------------------------------------- ≈ ------( R DCS 2 + R DCS 1 || R DCS 3 ) 1.2
Failure to meet this requirement will result in poor error
cancellation within LITELINK III.
AN-158-R03
www.ixysic.com
4
Application Note: AN-158
2.4 DC I-V With RDCS3
The following equations describe loop current and
voltage characteristics when RDCS3 is used and when
the constraint in “Line Current Programming Resistor
Ratio Requirement” on page 4 has been met.
I LINE
(
(
R DCS 2 || R DCS 3
( V LINE – V BRIDGE ) ----------------------------------------------------------- – 0.5V
|| R
R
+R
0.625V + 5.5mA
= -------------------------------------------------------DCS
---------1------------DCS
----------2----------DCS
----------3--------------------- + -----------------------------R ZDC
R ZTX || R ZNT
( R DCS 1 + R DCS 2 || R DCS 3 )
V LINE = V BRIDGE + ---------------------------------------------------------------R DCS 2 || R DCS 3
(
(
0.625V
0.5V + I LINE – ----------------------------- – 5.5mA ( R ZDC )
R ZTX || R ZNT
2.5 DC I-V Without RDCS3
The following equations describe loop current and
voltage characteristics when RDCS3 is not used and
when the constraint in “Line Current Programming
Resistor Ratio Requirement” on page 4 has been met.
I LINE
(
(
R DCS 2
( V LINE – V BRIDGE ) -------------------------------------- – 0.5V
R DCS 1 + R DCS 2
0.625V + 5.5mA
= ------------------------------------------------------------------------------------------------------------------- + -----------------------------R ZDC
R ZTX || R ZNT
( R DCS 1 + R DCS 2)
V LINE = V BRIDGE + -----------------------------------------R DCS 2
(
(
0.625V
0.5V + I LINE – ----------------------------- – 5.5mA ( R ZDC )
R ZTX || R ZNT
2.6 DC Line Current without RDCS3 (in General)
The following equation describes loop current
characteristics in general terms as used in the
recommended application circuit, where RDCS3
I LINE
is not used and without regard to the constraint in
“Line Current Programming Resistor Ratio Requirement” on
page 4.
( 1.2 ) ( R
( V LINE – V BRIDGE ) ( R DCS 2) ( 1.2 ) ( R DCS 1) ( 0.5V )
1)
-------------------------------------------------------------------- – ------------------------------------------------- + ( V TH ) ------------------------DCS
----------------- – 1
(R
(R
(R
+R
)
0.625V
1 + R DCS 2)
1 + R DCS 2)
= ------------DCS
-----------------------------------------DCS
-------------------------------------------DCS
------1--------DCS
------2--------- + ----------------------------- + 5.5mA
( 1.2 ) ( R DCS 1)
R ZTX || R ZNT
R ZDC + ( R S) ------------------------------------- – 1
R DCS 1 + R DCS 2
Where:
VTH ~ 0.7 V (± 0.2 V), and where
RS ~ 6 Ω (± 2 Ω). RS is an on-chip resistance.
AN-158-R03
www.ixysic.com
5
Application Note: AN-158
3. LITELINK III AC Characteristic Equations
3.1 Ring Detection Threshold
The Ring detector threshold describes the input
condition at which the LITELINK III ring detector
output will change states. Ring detection threshold
and display feature (caller-ID) signal gain (see “Display
Feature Signal Gain” on page 6) are areas where
customization of the LITELINK III application circuits is
supported by IXYS IC Division . Ring detection threshold is
determined by the following equation:
(
(
750mV
2
1V RINGPK = ----------------- ( 2R SNP + R SNPD ) + 2
R SNPD
[(π f
) (C
)]
•
RING
1⁄ 2
SNOOP
For more information on setting the ring detection
threshold see the LITELINK datasheets and lXYS IC Division’s
application note spreadsheet AN-117, Customize
LITELINK Caller ID Gain and Ring Detect Voltage Threshold.
3.2 Display Feature Signal Gain
Display feature (caller-ID) signal gain and ring
detection threshold (see “Ring Detection Threshold” on
page 6) are areas where customization of the
LITELINK III application circuits is supported by IXYS IC
Division. Display feature signal gain can be calculated for
both differential and single-ended circuit applications
using the following equations:
3.2.1 Differential Display Feature Gain
Between RX+ and RX-.
6R
GAIN CID = ----------------------------------------------------------SNPD
-------------------------------------------------------------1⁄2
( 2R
+R
) + ---------------------------1---------------------------SNP
SNPD
[ ( π • fCID ) ( C SNOOP ) ]
2
Where RSNP+ = RSNP- = RSNP .
AN-158-R03
www.ixysic.com
6
Application Note: AN-158
3.2.2 Differential Display Feature Gain (dB)
Between RX+ and RX-.
6R SNPD
GAIN (dB ) CID = 20 log ------------------------------------------------------------------------------------------------------------------1----⁄2
1 ------------------------( 2R
+R
) + ------------------------------SNP
SNPD
[ ( π • fCID ) ( C SNOOP ) ]
2
3.2.3 Single-ended Display Feature Gain
Between RX+ and RX-.
3R
GAIN CID = ----------------------------------------------------------SNPD
-------------------------------------------------------------1⁄2
( 2R
+R
) + ---------------------------1---------------------------SNP
SNPD
[ ( π • fCID ) ( C SNOOP ) ]
2
Where RSNP+ = RSNP- = RSNP.
3.2.4 Single-ended Display Feature Gain (dB)
Between RX+ and RX-.
3R SNPD
GAIN (dB ) CID = 20 log -----------------------------------------------------------------------------------------------------------------1-----⁄2
1 ------------------------( 2R
+R
) + ------------------------------SNP
SNPD
[ ( π • fCID ) ( C SNOOP ) ]
2
For more information on setting the display feature
gain see the LITELINK datasheets and the application
note spreadsheet AN-117, Customize LITELINK Caller ID
Gain and Ring Detect Voltage Threshold.
3.3 Termination Impedance
The following equation represents the ac impedance
on the telephone loop represented by LITELINK III. It
defines the ∆V/∆I of LITELINK III.
( (
R NTS
Z TERMINATION = ------------ ( Z ZNT )
R NTF
3.4 Transmit Insertion Loss (4-Wire to 2-Wire)
3.4.1 DC Transmit Ratio Constraint
R TXF = ( 0.749) ( R TX )
The following circuit constraint must be met for correct
operation of LITELINK III.
AN-158-R03
www.ixysic.com
7
Application Note: AN-158
3.4.2 Insertion Loss to Line
LITELINK III transmit insertion loss (in decibels) can
be calculated as:
LITELINK III transmit gain can be calculated as:
( (( (
1
GAIN TX = ------1.5
R TXF
-----------R TX
( (
Z ZNT R NTF
------------ + -----------Z ZTX R NTX
--------------------------------Z ZNT R NTF
-------------- + -----------Z LINE R NTS
IL TX
dB
( (( (
1
= – 20 log ------1.5
R TXF
-----------R TX
( (
Z ZNT R NTF
------------ + -----------Z ZTX R NTX
--------------------------------Z ZNT R NTF
-------------- + -----------Z LINE R NTS
3.5 Receive Insertion Loss (2-Wire to 4-Wire)
3.5.1 DC Receive Ratio Constraint
The following circuit constraint must be met for correct
operation of LITELINK III.
R RXF = ( 1.30) ( R HTX || R HTF )
3.5.2 Differential Insertion Loss to RX+/RXLITELINK III differential receive gain can be calculated
as:
( (( (( (
2
GAIN RX = ---------0.65
R NTF
-----------R NTS
R RXF
-----------R HTF
LITELINK III differential receive insertion loss (in
decibels) can be calculated as:
IL RX
dB
( (( (( (
2
= – 20 log ---------0.65
R NTF
----------R NTS
R RXF
----------R HTF
3.5.3 Single-ended Insertion Loss to
RX+ or RXLITELINK III single-ended receive gain can be
calculated as:
( (( (( (
1
GAIN RX = ---------0.65
R NTF
-----------R NTS
R
-----RXF
------R HTF
LITELINK III single-ended receive insertion loss (in
decibels) can be calculated as:
IL RX
dB
( (( (( (
1
= – 20 log ---------0.65
AN-158-R03
R NTF
----------R NTS
R RXF
-----------R HTF
www.ixysic.com
8
Application Note: AN-158
3.6 Trans-Hybrid Loss (4-Wire Return Loss)
The hybrid network is also known as the 2-to-4 wire
converter. The loss from transmit path to receive path
( ( ( (( ( ( ( (
1
THL dB = – 20log --------0.65
1-----1.5
R RXF
-----------R HTF
R TXF
-----------R TX
(
is known as trans-hybrid loss, measured in decibels.
LITELINK III trans-hybrid loss can be calculated as:
( (( (
R NTF
R NTF
1 – -----------+ GAIN TX -----------R NTS
R NTX
R RXF
-----------R HTX
4. Reference Designations
The following table connects reference designators for
circuit elements used in this application note with chip
pin mnemonics. See also the schematic “LITELINK III
Resistive Termination Circuit” on page 3.
Designator
Connects Pin
To
ZZNT
ZNT
BR-
RNTF
NTF
pin NTS
ZZTX
ZTX
BR-
RNTX
ZTX
pin NTS
RHTF
NTF
pin RXSL
RRXF
RX
pin RXF
RTXF
TXF
pin TXS
RTX
TX
pin TXSM
RZDC
ZDC
BR-
RDCS1
BR+
pin DCS1
RDCS1
DCS1
pin DCS2
RDCS3
DCS1
BR-
AN-158-R03
www.ixysic.com
9
Application Note: AN-158
5. LITELINK Design Resources
5.1 IXYS IC Division Design Resources
www.ixysic.com has a wealth of information
useful for designing with LITELINK, including
application notes and reference designs that already
meet all applicable regulatory requirements. LITELINK
data sheets also contains additional application and
design information. See the following links:
LITELINK datasheets and reference designs
Application note AN-117 Customize Caller-ID Gain
and Ring Detect Voltage Threshold for CPC5610/11
Application note AN-146, Guidelines for Effective
LITELINK Designs
Application note AN-152 LITELINK II to LITELINK III
Design Conversion
Application note AN-155 Understanding LITELINK
Display Feature Signal Routing and Applications
For additional information please visit our website at: www.ixysic.com
IXYS Integrated Circuits Division makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication
and reser
t descriptions at any time without notice. Neither circuit patent licenses nor indemnity
are expressed or implied. Except as set forth in IXYS Integrated Circuits Division’s Standard Terms and Conditions of Sale, IXYS Integrated Circuits Division
assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty
of merchantability
or a particular purpose, or infringement of any intellectual property right.
The products described in this document are not designed, intended, authorized or warranted for use as components in systems intended for surgical
implant into the body, or in other applications intended to support or sustain life, or where malfunction of IXYS Integrated Circuits Division’s product may
result in direct physical harm, injury, or death to a person or severe property or environmental damage. IXYS Integrated Circuits Division reserves the right
to discontinue or make changes to its products at any time without notice.
Specification: AN-158-R03
©Copyright 2014, IXYS Integrated Circuits Division
All rights reserved. Printed in USA.
4/15/2014
AN-158-R03
www.ixysic.com
10