2015
DQ80251 IP Core
Revolutionary Quad-Pipelined Ultra High Performance 16/32-bit Configurable
Microcontroller v. 6.07
COMPANY OVERVIEW
Digital Core Design is a leading IP Core provider and a System-on-Chip design house.
The company was founded in 1999 and since
the very beginning has been focused on IP
Core architecture improvements. Our innovative, silicon proven solutions have been employed by over 300 customers and with more
than 500 hundred licenses sold to companies
like Intel, Siemens, Philips, General Electric,
Sony and Toyota. Based on more than 70 different architectures, starting from serial interfaces to advanced microcontrollers and SoCs,
we’re designing solutions tailored to your
needs.
IP CORE OVERVIEW
The DQ80251 is a revolutionary quadpipelined ultra-high performance, speed optimized soft core, of a 16-bit/32-bit embedded
microcontroller. The core is fully configurable
and allows selection of its features and peripherals, to create a dedicated system. The
core has been designed with a special concern
of performance to power consumption ratio.
This ratio is extended by an Advanced Power
Management Unit – the PMU. This product
was built based on 15 years of DCD’s knowhow with triumphant 8051 architectures. The
DQ80251 soft core is 100% binary-compatible
with the 16-bit 80C251 and 8-bit 80C51 industry standard microcontrollers. There are two
working modes of the DQ80251: BINARY
(where the original 80C51 compiled code is
executed) and SOURCE (a native 80C251
mode, using all DQ80251 performance). The
DQ80251 has a built-in, configurable DoCDJTAG on-chip debugger, supporting Keil DK251
and standalone DoCD debug software.
Dhrystone 2.1 benchmark program runs 75
times faster than the original 80C51
and 6 times faster, than the original 80C251
at the same frequency. This performance can
be also exploited to great advantage in low
power applications, where the core can be
clocked over fifty times slower than the original implementation, with no performance
penalty. Additionally, a compiled code size for
the SOURCE mode is about 2 times smaller
comparing to the standard 8051 code, since
DQ80251 instructions are more effective. The
DQ80251 is delivered with fully automated
test bench and complete set of tests, allowing
easy package validation at each stage of SoC
design flow.
CPU FEATURES
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
100% binary compatible with the 80C251
industry standard, implementing BINARY and
SOURCE modes
Single clock period per most of instructions
Quad-Pipelined architecture enables to run
75 times faster than the original 80C51
and 6 times faster than the 80C251 at the
same frequency
Up to 75.08 VAX MIPS ratio
Up to 8M bytes of Program Memory
Up to 32k bytes of internal (on-chip) Data
Memory
Up to 8M bytes of external (off-chip) Data
Memory
Up to 16 MB of total memory space for CODE
and DATA
32k bytes of extended stack space
User programmable Program Memory Wait
States solution for wide range of memories
speed
User programmable Extended Data Memory
Wait States solution for wide range of memories speed
De-multiplexed Address/Data bus to allow
easy connection to memory
Full Program Memory writes
Interface for additional Special Function Registers
Fully synthesizable, static synchronous design
with positive edge clocking and no internal tristates
Scan test ready
1
Copyright © 1999-2015 DCD – Digital Core Design. All Rights Reserved.
All trademarks mentioned in this document are the property
of their respective owners.
○
○
○
○
PERIPHERALS
●
DoCD™ debug unit
○ Processor execution control
○ Run, Halt
○ Step into instruction
○ Skip instruction
○ Read-write all processor contents
○ Program Counter (PC)
○ Program Memory
○ Internal (direct) Data Memory
○ Special Function Registers (SFRs)
○ Extended Data Memory
○ Code execution breakpoints
○ up to eight real-time PC breakpoints
○ unlimited number of real-time OPCODE break-
●
●
●
●
●
●
●
●
●
Three 16-bit timer/counters
○
○
○
○
●
FADD, FSUB- addition, subtraction
FMUL, FDIV- multiplication, division
FSQRT- square root
FUCOM- compare
FCHS - change sign
FABS - absolute value
FSIN, FCOS- sine, cosine
FTAN, FATAN- tangent, arcs tangent
DUSB2 – USB 2.0 device controller
DMAC – Ethernet controller
And more peripherals
I2C bus controller - Master
○
○
○
○
○
○
○
●
Synchronous mode, fixed baud rate
8-bit asynchronous mode, fixed baud rate
9-bit asynchronous mode, fixed baud rate
9-bit asynchronous mode, variable baud rate
●
●
●
FADD, FSUB - addition, subtraction
FMUL, FDIV- multiplication, division
FSQRT- square root
FUCOM - compare
FCHS - change sign
FABS - absolute value
Floating-Point math coprocessor - IEEE-754
standard single precision real word and short
integers
○
○
○
○
○
○
○
○
Four 8-bit I/O Ports
Two Full-duplex serial port
Floating-Point arithmetic coprocessor IEEE-
754 standard single precision
Extended Interrupt Controller
○ Timers clocked by internal source
○ Auto reload 8/16-bit timers
○ Externally gated event counters
Fixed-Point arithmetic coprocessor
○
○
○
○
○
○
○ Bit addressable data direction for each line
○ Read/write of single line and 8-bit group
●
Events capturing
Pulses generation
Digital signals generation
Gated timers
Sophisticated comparator
Pulse width modulation
Pulse width measuring
○ Multiplication - 32bit * 32bit
○ Division - 32bit / 32bit
○ 4 priority levels
○ 7 external interrupt sources (or more)
○ Up to 9 interrupt sources from peripherals
●
Programmable Watchdog Timer
16-bit Compare/Capture Unit
○
○
○
○
○
○
○
Power Management Unit
○ Power management mode
○ Switchback feature
○ Stop mode
SPI – Master and Slave Serial Peripheral Interface
○ Supports speeds up ¼ of system clock
○ Mode fault error
○ Write collision error
○ Four transfer formats supported
○ System errors detection
○ Allows operation from a wide range of system
clock frequencies (build-in 5-bit timer)
○ Interrupt generation
points
○ Hardware execution watch-points at
○ Internal Data Memory
○ Extended Data Memory
○ Special Function Registers (SFRs)
○ Hardware watch-points activated at a certain
○ address by any write into memory
○ address by any read from memory
○ address by write into memory a required data
○ address by read from memory a required data
○ Instructions Smart Trace Buffer – configurable up
to 8192 levels (optional)
○ Automatic adjustment of debug data transfer
speed rate between HAD and Silicon
○ JTAG Communication interface
FAST+ speed 1000 kB/s
HIGH speed 3400 kB/s
Wide range of system clock frequencies
Interrupt generation
7-bit and 10-bit addressing modes
NORMAL, FAST, FAST+, HIGH speeds
Multi-master systems supported
Clock arbitration and synchronization
User defined timings on I2C lines
Wide range of system clock frequencies
Interrupt generation
I2C bus controller - Slave
○ NORMAL speed 100 kB/s
○ FAST speed 400 kB/s
2
Copyright © 1999-2015 DCD – Digital Core Design. All Rights Reserved.
All trademarks mentioned in this document are the property
of their respective owners.
DELIVERABLES
♦
Source code:
● VHDL Source Code or/and
● VERILOG Source Code or/and
● Encrypted, or plain text EDIF
♦
VHDL & VERILOG test bench environment
● Active-HDL automatic simulation macros
● ModelSim automatic simulation macros
● Tests with reference responses
♦
Technical documentation
● Installation notes
● HDL core specification
● Datasheet
♦
♦
♦
Synthesis scripts
Example application
Technical support
● IP Core implementation support
● 3 months maintenance
● Delivery of the IP Core and documentation updates, minor and major versions changes
● Phone & email support
PINS DESCRIPTION
PIN
clk
reset
rtcclk
rtcrst
port0i
port1i
port2i
port3i
prgdatai
xdmdatai
xdmready
prgready
idmdatai
sfrdatai
int0
int1
int2
int3
int4
int5
int6
t0
t1
t2
gate0
gate1
t2ex
capture0
capture1
capture2
capture3
rxdi0
rxdi1
tdi
tck
tms
TYPE
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
input
DESCRIPTION
Global clock
Global reset input
RTC clock input
RTC reset input
Port 0 input
Port 1 input
Port 2 input
Port 3 input
Data bus from CODE Memory
Data bus from EDATA Memory
EDATA memory data ready
CODE memory data ready
Data bus from IDATA memory
Data bus from user SFR’s
External interrupt 0
External interrupt 1
External interrupt 2
External interrupt 3
External interrupt 4
External interrupt 5
External interrupt 6
Timer 0 input
Timer 1 input
Timer 2 input
Timer 0 gate input
Timer 1 gate input
Timer 2 gate input
Timer 2 capture 0 line
Timer 2 capture 1 line
Timer 2 capture 2 line
Timer 2 capture 3 line
Serial receiver input 0
Serial receiver input 1
DoCD™ TAP data input
DoCD™ TAP clock input
DoCD™ TAP mode select input
si
mi
scki
ss
scli
sdai
rsto
port0o
port1o
port2o
port3o
prgaddr
prgdatao
prgdataz
prgbe
prgrd
prgwr
xdmaddr
xdmdatao
xdmdataz
xdmbe
xdmrd
xdmwr
xdmce
idmraddr
idmwaddr
idmdatao
idmoe
idmwe
sfrraddr
sfrwaddr
sfrdatao
sfroe
sfrwe
tdo
rtck
debugacs
coderun
pmm
stop
rxdo0
txd0
rxdo1
txd1
so
mo
scko
scken
sso
soen
sclhs
sclo
sdao
input
input
input
input
input
input
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
output
SPI slave input
SPI master input
SPI clock input
SPI slave select
Master/Slave I2C clock line input
Master/Slave I2C data input
Reset output
Port 0 output
Port 1 output
Port 2 output
Port 3 output
CODE memory address bus
Data bus for CODE memory
Turn CODE bus into ‘Z’ state
CODE data bus byte enable
CODE memory read
CODE memory write
Address bus for EDATA memory
Data bus for EDATA memories
Turn EDATA bus into ‘Z’ state
EDATA data bus byte enable
Extended data memory read
Extended data memory write
Extended data memory chip enable
IDATA Memory read address bus
IDATA Memory write address bus
Data bus for IDATA memory
Internal data memory output enable
Internal data memory write enable
Read address bus for user SFR’s
Write address bus for user SFR’s
Data bus for user SFR’s
User SFR’s read enable
User SFR’s write enable
DoCD™ TAP data output
DoCD™ return clock line
DoCD™ accessing data
CPU is executing an instruction
Power management mode indicator
Stop mode indicator
Serial receiver output 0
Serial transmitter output 0
Serial receiver output 1
Serial transmitter output 1
SPI slave output
SPI master output
SPI clock output
SPI clock line tri-state buffer control
SPI slave select lines
SPI slave output enable
High speed Master I2C clock line
Master/Slave I2C clock output
Master/Slave I2C data output
3
Copyright © 1999-2015 DCD – Digital Core Design. All Rights Reserved.
All trademarks mentioned in this document are the property
of their respective owners.
SYMBOL
prgdatai
BLOCK DIAGRAM
prgdatao
prgdataz
prgaddr
prgbe
prgrd
prgwr
prgready
xdmdatao
xdmdataz
xdmaddr
xdmbe
xdmrd
xdmwr
xdmce
xdmdatai
xdmready
idmdatao
idmraddr
idmoe
idmwaddr
idmwe
idmdatai
sfrdatai
sfrraddr
sfrwaddr
sfrdatao
sfroe
sfrwe
int0
int1
int2
int3
int4
int5
int6
stop
pmm
t0
gate0
t1
gate1
rxdo0
txd0
rxdi0
prgdatai
prgaddr
prgdatao
prgdataz
prgbe
prgrd
prgwr
prgready
t2
t2ex
s
rtcclk
rtcrst
s
so
mo
scko
scken
sso
soen
port0i
port1i
port2i
port3i
port0o
port1o
port2o
port3o
rxdi1
rxdo1
txd1
scli
sdai
reset
clk
sclhs
sclo
sdao
rsto
idmdatai
idmraddr
idmoe
idmwaddr
idmwe
idmdatao
ALU
sfrraddr
sfrwaddr
sfrdatao
sfrdatai
sfroe
sfrwe
rxdi0
rxdo0
txd0
t0
gate0
t1
gate1
port0io
port1io
port2io
port3io
User SFRs
Interface
REGF
PMU
stop
pmm
Interrupt
Controller
int0
int1
int2
int3
int4
int5
int6
UART0
Timers
IO PORTS
DoCD
Debugger
Floating
Point
Unit
capture0
capture1
capture2
capture3
si
mi
scki
IDATA
Memory
Interface
Program
Memory
Interface
Control
Unit
tdo
rtck
debugacs
coderun
tdi
tck
tms
EDATA
Memory
Interface
xdmdatai
xdmaddr
xdmrd
xdmbe
xdmwr
xdmdatao
xdmdataz
xdmce
xdmready
Opcode
Decoder
rtcclk
rtcrst
rxdo1
rxdi1
txd1
sclhs
scli
sclo
sdai
sdao
MDU
32
Timer 2
DRTC
Compare
Capture
UART1
Master/
Slave
I2C Unit
clk
reset
rsto
tdi
tck
tms
tdo
rtck
debugacs
coderun
t2
t2ex
capture0
capture1
capture2
capture3
Watchdog
Timer
SPI Unit
so
si
mo
mi
scko
scki
scken
ss
sso
soen
4
Copyright © 1999-2015 DCD – Digital Core Design. All Rights Reserved.
All trademarks mentioned in this document are the property
of their respective owners.
LICENSING
CONFIGURATION
Comprehensible and clearly defined licensing
methods without royalty-per-chip fees make
use of our IP Cores easy and simple.
The following parameters of the DQ80251
core can be easily adjusted to requirements of
a dedicated application and technology. Configuration of the core can be effortlessly done,
by changing appropriate constants in the
package file. There is no need to change any
parts of the code.
Single-Site license option – dedicated to small
and middle sized companies, which run their
business in one place.
Multi-Site license option – dedicated to corporate customers, who operate at several locations. The licensed product can be used in
selected company branches.
In all cases the number of IP Core instantiations within a project and the number of
manufactured chips are unlimited. The license
is royalty-per-chip free. There are no restrictions regarding the time of use.
There are two formats of the delivered IP
Core:
●
Program Memory size
- 64kB - 8MB
●
Internal Data Memory size
- 1kB - 32kB
●
Extended Data Memory size
- 1kB - 8MB
●
Program Memory Interface
●
Data Memory Interface
●
Interrupts
●
Power Management Mode
VHDL or Verilog RTL synthesizable source code
called HDL Source code
●
Stop mode
FPGA EDIF/NGO/NGD/QXP/VQM called Netlist
●
DoCD debug unit
DESIGN FEATURES
♦
PROGRAM MEMORY:
The DQ80251 is dedicated for operation with Internal and External Program Memory up to 8MB of
size. It can be configured as synchronous or asynchronous.
♦
DATA MEMORY:
The DQ80251 can address synchronous Internal
Data Memory of up to 32k bytes and up to 8MB of
External Data Memory. The External Data Memory
interface can be configured as synchronous or
asynchronous. XDATA memory (from 8051/ 80390)
is inside the EDATA space.
♦
USER SPECIAL FUNCTION REGISTERS:
Up to 60 External (user) Special Function Registers
(ESFRs) may be added to the DQ80251 design.
ESFRs are memory mapped into Direct Memory
between addresses 0x80 and 0xFF, in the same
manner, as core SFRs and may occupy any address
which is not occupied by a core SFR.
♦
WAIT STATES SUPPORT:
The DQ80251 soft core is dedicated for operation
with wide range of Program and Data memories.
Slow Program and Extended Data memory may
assert memory WAIT signals, to hold up CPU activity for required period of time.
-
synchronous
asynchronous
synchronous
asynchronous
subroutines location
used
unused
used
unused
enabled with selected
features
- disabled
Besides parameters mentioned above, all
available peripherals and external interrupts
can be excluded from the core, by changing
appropriate parameters in the package configuration file.
UNITS SUMMARY
ALU – 16/32-bit Arithmetic Logic Unit performs the arithmetic and logic operations
during execution of an instruction. It contains
accumulator (ACC), Program Status Word
(PSW, PSW1), (B) registers and related logic,
such as arithmetic unit, logic unit, multiplier
and divider.
REGFILE – Contains complete set of 80251
dedicated: 8-bit {R0, R1, ..., R15} registers, 16bit {WR0, WR2, ..., WR30} and 32-bit {DR0,
DR4, ..., DR28, DR56, DR60} registers.
Opcode Decoder – Performs an opcode decoding instruction and control functions for all
other blocks.
Control Unit – Performs the core synchronization and data flow control. This module is directly connected to Opcode Decoder and it
manages execution of all microcontroller
tasks.
5
Copyright © 1999-2015 DCD – Digital Core Design. All Rights Reserved.
All trademarks mentioned in this document are the property
of their respective owners.
Program Memory Interface – Contains Program Counter (PC) and related logic. It performs instructions code fetching. Program
Memory (CODE) can be also written. Program
fetch cycle length can be programmed by user. This feature is called Program Memory
Wait States and allows core to work with different speed program memories. It works with
synchronous or asynchronous memories.
EDATA Memory Interface - Contains memory
access related registers. It performs the Extended Data Memory (EDATA) addressing and
data transfers. EDATA read/write cycle length
can be programmed by user. EDATA covers
also XDATA space from 80C51. This feature is
called EDATA Memory Wait States and allows
core to work with different speed memories.
It is fully configurable. It works with synchronous or asynchronous memories.
Internal Data Memory Interface – Internal
Data Memory interface controls access into
the whole 32kB of IDATA memory. It contains
16-bit Stack Pointer (SP) register and related
logic. It is fully configurable from 1 kB to 32
kB.
SFRs Interface – Special Function Registers
interface controls access to the special registers. It contains standard and used defined
registers and related logic. All SFR registers are
bit addressable. User defined external devices,
can be quickly accessed (read, written, modified), by using all direct addressing mode instructions.
Interrupt Controller – Four Levels interrupt
control module is responsible for the interrupt
manage system, for external and internal interrupt sources. It contains interrupt related
registers, such as Interrupt Enable (IE), Interrupt Priority (IPH, IPL) and (TCON) registers. Its
upgraded version can be extended by extra
user's dedicated interrupt sources. Interrupt
vectors locations and spacing are fully configurable.
Timers – System timers module. Contains two
16bits configurable timers: Timer 0(TH0, TL0),
Timer 1(TH1, TL1) and Timers Mode (TMOD)
registers. In the timer mode, timer registers
are incremented every 12 (or 4) CLK periods,
when appropriate timer is enabled. In the
counter mode, the timer registers are incremented every falling transition on their corre-
sponding input pins (T0, T1), if gates are
opened (GATE0, GATE1). T0, T1 input pins are
sampled every CLK period. It can be used as
clock source for UARTs.
Ports - Block contains 8051 general purpose
I/O ports. Each of ports pin can be read/write
as a single bit or as a 8-bit bus P0, P1, P2, P3
Power Management Unit – contains advanced
power saving mechanisms with switchback
feature, allowing external clock control logic
to stop clocking (Stop mode) or run core in
lower clock frequency (Power Management
Mode), to significantly reduce power consumption. Switchback feature allows UARTs
and interrupts to be processed in full speed
mode, if enabled. It's highly desirable, when
microcontroller is planned to be used in portable and power critical applications.
DoCD™ Debug Unit – a real-time hardware
debugger, which provides debugging capability of a whole SoC system. Unlike other onchip debuggers, DoCDTM provides nonintrusive debugging of running application. It
can halt, run, step into or skip an instruction,
read/write any contents of microcontroller,
including all registers, internal and external
data, program memories and all SFRs, including user defined peripherals. Hardware breakpoints can be set and controlled on program
memory, internal and external data memories,
REGFILE and also on SFRs. Hardware breakpoint is executed, if any write/read occurs at
particular address, with certain data pattern
or without pattern. Two additional pins CODERUN and DEBUGACS, indicate the state
of the debugger and CPU. CODERUN is active,
when CPU is executing an instruction. DEBUGACS pin is active, when any access is performed by DoCDTM debugger. The DoCDTM
system includes JTAG interface and complete
set of tools, to communicate and work with
core in real time debugging. It is built as scalable unit and some features can be turned off
by the user, to save silicon and reduce power
consumption. When debugger is not used, it is
automatically switched to power save mode.
Finally, when debug option is no longer used,
whole debugger is turned off.
DRTC – provides Real Time Clock Calendar
storing current time in Unix epoch format. The
Unix epoch (called also POSIX time, Unix
6
Copyright © 1999-2015 DCD – Digital Core Design. All Rights Reserved.
All trademarks mentioned in this document are the property
of their respective owners.
timestamp or Unix time) is the number of
seconds that have elapsed since 1st January
1970 midnight UTC/GMT, not counting leap
seconds (in ISO 8601: 1970-01-01T00:00:00Z).
Many systems store epoch dates as a signed
32-bit integer, which might cause problems on
19th January 2038 (0x7FFFFFFF known as the
Year 2038 problem). The DRTC has no such
problem since its time is stored as unsigned
32-bit integer allowing correct work until
0xFFFFFFFF which is 07/Feb/2106. Additionally
it can be extended to hold later future time.
Floating Point Unit – FPMU contains floating
point arithmetic IEEE-754 compliant instructions (C float, int, long int types supported). It
is used to execute single precision floating
point operations such as: addition, subtraction, multiplication, division, square root,
comparison absolute value of number and
change of sign. Basing on specialized CORDIC
algorithm, a full set of trigonometric operations are also allowed: sine, cosine, tangent,
arctangent. It also has built-in integer to floating point and vice versa conversion instructions. FPU supports single precision real numbers, 16-bit and 32-bit signed integers. This
unit has included standard software interface,
that allows easy usage and interfacing with
user's C/ASM written programs.
MDU32 Multiply Divide Unit – It is a fixed
point fast, 16-bit and 32-bit multiplication and
division unit. It supports unsigned and 2’s
complement signed integer operands. The
MDU32 is controlled by dedicated direct
memory access module (called DMA). All arguments
and
result
registers
are
automatically read and written back by internal DMA. This unit has included standard
software interface, that allows easy usage and
interfacing with user C/ASM written programs.
Timer 2 – Second system timer module - contains one 16-bit configurable timer: Timer 2
(TH2, TL2); capture registers (RLDH, RLDL) and
Timer 2 Mode (T2MOD) register. It can work
as a 16-bit timer / counter, 16-bit auto-reload
timer / counter. It also supports compare capture unit if it is presented in the system. It can
be used as clock source for UART0.
Compare Capture Unit – The compare/ capture/reload unit is one of the most powerful
peripheral units of the core. It can be used for
all kind of digital signal generation and event
capturing, such as pulse generation, pulse
width modulation, measurements etc.
Watchdog Timer – The watchdog timer is a
27-bit counter, which is incremented in every
system clock period (CLK pin). It performs
system protection against software upsets.
UART0 – Universal Asynchronous Receiver
and Transmitter module is full duplex,
which means, that it can transmit and receive
concurrently. Includes Serial Configuration
register (SCON), serial receiver and transmitter buffer (SBUF) registers. Its receiver is double-buffered, meaning, it can commence reception of the second byte, before the previously received byte has been read from the
receive register. Writing to SBUF0 loads the
transmit register and reading SBUF0, reads a
physically separate receive register. It works in
3 asynchronous and 1 synchronous modes.
UART0 can be synchronized by Timer 1 or
Timer 2 (if present in system).
UART1 – Universal Asynchronous Receiver
and Transmitter module. It is full duplex,
which means, that it can transmit and receive
concurrently. Includes Serial Configuration
register (SCON1), serial receiver and transmitter buffer (SBUF1) registers. Its receiver is
double-buffered, meaning, it can commence
reception of a second byte, before the previously received byte has been read from the
receive register. Writing to SBUF1, loads the
transmit register and reading SBUF1, reads a
physically separate receive register. It works in
3 asynchronous and 1 synchronous modes.
UART1 is synchronized by Timer1.
Master I2C Unit – The Master I2C Bus Controller core incorporates all features required by
I2C specification. It supports both 7-bit and
10-bit addressing modes, on the I2C bus. It
works as a master transmitter and receiver. It
can be programmed to operate with arbitration and clock synchronization, letting it to
operate in multi-master systems. Built-in timer allows operation from wide range of the
input frequencies. The timer allows achieving
any non-standard clock frequency. The I2C
controller supports all transmission modes:
Standard, Fast, Fast+ and High Speed - up to
3400kbs.
7
Copyright © 1999-2015 DCD – Digital Core Design. All Rights Reserved.
All trademarks mentioned in this document are the property
of their respective owners.
Slave I2C Unit – The Slave I2C bus controller
core incorporates all features required by I2C
specification. It works as a slave transmitter/receiver, depending on working mode
determined by a master device. The I2C controller supports all transmission modes:
Standard, Fast, Fast+ and High Speed up to
3400kbs.
SPI Unit – It's a fully configurable master/slave
Serial Peripheral Interface, which allows user
to configure polarity and phase of serial clock
signal SCK. It allows the microcontroller to
communicate with serial peripheral devices. It
is also capable of interprocessor communications in a multi-master system. A serial clock
line (SCK) synchronizes shifting and sampling
of information on two independent serial data
lines. SPI data are simultaneously transmitted
and received. SPI system is flexible enough to
interface directly with numerous standard
product peripherals from several manufacturers. Data rates as high as CLK/4. Clock control
logic allows a selection of clock polarity and a
choice of two fundamentally different clocking
protocols to accommodate most available
synchronous serial peripheral devices. When
the SPI is configured as a master, software
selects one of four different bit rates for the
serial clock. Error-detection logic is included to
support interprocessor communications. A
write-collision detector indicates when an
attempt is made to write data to the serial
shift register while a transfer is in progress. A
multiple-master mode-fault detector automatically disables SPI output drivers if more
than one SPI devices simultaneously attempts
to become bus master.
PROGRAM CODE SPACE
Program memory space begins at 0x800000
address and ends at 0xFFFFFF address. It gives
8MB of code memory. The 64kB memory area,
ranged from 0xFF0000 to 0xFFFFFF, is intended for the MCU51 compatible code. After each
reset the CPU starts execution in the program
memory at 0xFF0000 location. Each interrupt
has its own start address for its service routine. The interrupt vectors are also mapped,
starting at 0xFF0000 location.
0xFFFFFF
0xFF0000
MCU51 compatible area
Program Memory
0x800000
0x000000
DATA MEMORY
The DQ80251 has up to 32k bytes of internal
data memory (IDATA) and up to 8MB of extended data memory (EDATA).
0x7FFFFF
Extended RAM
(24-bit direct, indirect
addressing)
0x008000
0x007FFF
Internal RAM
(16-,24-bit direct,
indirect addressing)
0x000100
0x0000FF
Internal RAM
(16-,24-bit direct, indirect
addressing)
SFR
Special Function
Registers
(8-bit direct and bit
addressing)
0x000080
0x00007F
Internal RAM
(direct, indirect and bit
addressing)
0x000020
0x00001F
0x000000
4 banks R0-R7 each
The lower internal RAM consists of four register banks, with eight registers each. The current bank is selected by a PSW register. A bit
addressable segment is mapped in a range
from 0x20 to 0xFF and covers part of an internal RAM and all SFR area. With the 16-, 24-bit
direct or indirect addressing mode, 0x80 to
0xFF range of the internal memory is addressed. With the 8-bit direct addressing
mode, the range from 0x80 to 0xFF SFR
memory area is accessed. An extended RAM
space begins just after end of an Internal RAM
memory chip. For example, if the Internal
RAM has 1kB size, then the Extended RAM
starts at 1 kB address.
8
Copyright © 1999-2015 DCD – Digital Core Design. All Rights Reserved.
All trademarks mentioned in this document are the property
of their respective owners.
PERFORMANCE
The following table gives a survey about the
Core area and performance in ASIC Devices:
Speed
Area Min
Area Full
Fmax
grade
[gates]
[gates]
0.18u
typical
14 500
23 600
150 MHz
0.13u
typical
14 200
23 000
200 MHz
0.09u
typical
13 500
21 700
300 MHz
Core performance in ASIC devices – results given for working
system with connected CODE and DATA memories. The DoCD
debugger increases the core size by about 2900 gates.
Technology
Dhrystone Benchmark Version 2.1 was used
to measure the core performance. The following table shows the DQ80251 performance
in terms of VAX MIPS per 1 MHz rating.
Device
80C51
80C251
DQ8051
DQ80251
DMIPS/MHz
0,00941
0,11102
0,23650
0,70579
Core performance in terms of DMIPS per MHz
Ratio
1,00
11,79
25,13
75,08
VAX MIPS ratio
75.08
100
50
1
0
80C51
11,8
80C251
25,1
DQ8051
DQ80251
CONTACT
For any modifications or special requests,
please contact Digital Core Design or local
distributors.
DCD’s headquarters:
Wroclawska 94
41-902 Bytom, POLAND
e-mail: : [email protected]
tel. : +48 32 282 82 66
fax : +48 32 282 74 37
Distributors:
Please check: http://dcd.pl/sales
9
Copyright © 1999-2015 DCD – Digital Core Design. All Rights Reserved.
All trademarks mentioned in this document are the property
of their respective owners.