3-V to 4-V Input 9-A Output Synchronous Buck

Typical Size
6,4 mm X 9,7 mm
TPS54973
www.ti.com
SLVS453A − FEBRUARY 2003 − REVISED FEBRUARY 2005
3-V TO 4-V INPUT, 9-A OUTPUT SYNCHRONOUS BUCK
SWITCHER WITH DISABLED SINKING DURING START-UP
FEATURES
D 15-mΩ MOSFET Switches for High Efficiency
D
D
D
D
APPLICATIONS
D Low-Voltage, High-Density Distributed Power
D
Systems
Point of Load Regulation for High
Performance DSPs, FPGAs, ASICs and
Microprocessors
Broadband, Networking and Optical
Communications Infrastructure
Power PC Series Processors
D
D
TYPICAL APPLICATION
I/O Supply
VIN
*
As a member of the SWIFT™ family of dc/dc regulators,
the TPS54973 low-input voltage high-output current
synchronous buck PWM converter integrates all
required active components. Included on the substrate
with the listed features are a true, high performance,
voltage error amplifier that enables maximum
performance and flexibility in choosing the output filter
L and C components; an undervoltage-lockout circuit to
prevent start-up until the input voltage reaches 3 V; an
internally or externally set slow-start circuit to limit
in-rush currents; and a power good output useful for
processor/logic reset, fault signaling, and supply
sequencing.
For reliable power up in output precharge applications,
the TPS54973 is designed to only source current during
startup.
The TPS54973 is available in a thermally enhanced
28-pin TSSOP (PWP) PowerPAD™ package, which
eliminates bulky heatsinks. TI provides evaluation
modules and the SWIFT™ designer software tool to aid
in quickly achieving high-performance power supply
designs to meet aggressive equipment development
cycles.
*
PH
TPS54973
BOOT
PGND
VSENSE
VBIAS
AGND COMP
* Optional
START-UP WAVEFORM
RL = 1 Ω
Core Supply
VI/O = 3.3 V
1 V/div
D
D
at 9-A Continuous Output Source or Sink
Current
Disabled Current Sinking During Start-Up
0.9-V to 2.5-V Adjustable Output Voltage
Range With 1.0% Accuracy
Wide PWM Frequency:
Fixed 350 kHz, 550 kHz or
Adjustable 280 kHz to 700 kHz
Synchronizable to 700 kHz
Load Protected by Peak Current Limit and
Thermal Shutdown
Integrated Solution Reduces Board Area and
Component Count
DESCRIPTION
V(core) = 1.8 V
t − Time − 10 ms/div
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD and SWIFT are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date. Products
conform to specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all parameters.
Copyright © 2002−2003, Texas Instruments Incorporated
TPS54973
www.ti.com
SLVS453A − FEBRUARY 2003 − REVISED FEBRUARY 2005
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during
storage or handling to prevent electrostatic damage to the MOS gates.
ORDERING INFORMATION
TA
OUTPUT VOLTAGE
PACKAGE
PART NUMBER
−40°C to 85°C
0.9 V to 2.5 V
Plastic HTSSOP (PWP)(1)
TPS54973PWP
(1)
The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS54973PWPR). See the application section of
the data sheet for PowerPAD drawing and layout information.
(2)
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at
www.ti.com.
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range unless otherwise noted(1)
TPS54973
VIN
Input voltage range, VI
−0.3 V to 4.5 V
SS/ENA, SYNC
−0.3 V to 7 V
RT
−0.3 V to 6 V
VSENSE
Output voltage range,
range VO
Source current,
current IO
−0.3 V to 4V
BOOT
−0.3 V to 10 V
VBIAS, COMP, PWRGD
−0.3 V to 7 V
PH
−0.6 V to 6 V
PH
Internally limited
COMP, VBIAS
Sink current, IS
Voltage differential
6 mA
PH
16 A
COMP
6 mA
SS/ENA, PWRGD
10 mA
AGND to PGND
±0.3 V
Operating virtual junction temperature range, TJ
−40°C to 125°C
Storage temperature, Tstg
−65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds
(1)
300°C
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
RECOMMENDED OPERATING CONDITIONS
MIN
MAX
UNIT
3
4
V
−40
125
°C
Input voltage, VI
Operating junction temperature, TJ
NOM
DISSIPATION RATINGS(1)(2)
(1)
PACKAGE
THERMAL IMPEDANCE
JUNCTION-TO-AMBIENT
TA = 25°C
POWER RATING
TA = 70°C
POWER RATING
TA = 85°C
POWER RATING
28 Pin PWP with solder
14.4 °C/W
6.94 W(3)
3.81 W
2.77 W
28 Pin PWP without solder
27.9 °C/W
3.58 W
1.97 W
1.43 W
For more information on the PWP package, refer to TI technical brief, literature number SLMA002.
(2) Test board conditions:
1. 3” x 3”, 4 layers, thickness: 0.062”
2. 1.5 oz. copper traces located on the top of the PCB
3. 1.5 oz. copper ground plane on the bottom of the PCB
4. 0.5 oz. copper ground planes on the two internal layers
5. 12 thermal vias (see “Recommended Land Pattern” in applications section of this data sheet)
(3) Maximum power dissipation may be limited by over current protection.
2
TPS54973
www.ti.com
SLVS453A − FEBRUARY 2003 − REVISED FEBRUARY 2005
ELECTRICAL CHARACTERISTICS
TJ = −40°C to 125°C, VI = 3 V to 4 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SUPPLY VOLTAGE, VIN
Input voltage range, VIN
I(Q)
3.0
Quiescent current
4.0
fs = 350 kHz, SYNC ≤ 0.8 V, RT open,
PH pin open
9.8
17
fs = 550 kHz, SYNC ≥ 2.5 V, RT open,
PH pin open
14
23
1
1.4
2.95
3.0
Shutdown, SS/ENA = 0 V
V
mA
UNDER VOLTAGE LOCK OUT
Start threshold voltage, UVLO
V
Stop threshold voltage, UVLO
2.70
2.80
V
Hysteresis voltage, UVLO
0.14
0.16
V
2.5
µs
Rising and falling edge deglitch,
UVLO(1)
BIAS VOLTAGE
Output voltage, VBIAS
I(VBIAS) = 0
2.70
2.80
Output current, VBIAS (2)
2.90
V
100
µA
CUMULATIVE REFERENCE
Vref
Accuracy
0.882
0.891
0.900
V
REGULATION
Line regulation(1)(3)
Load regulation(1)(3)
IL = 3 A, fs = 350 kHz, TJ = 85°C
0.04
IL = 3 A, fs = 550 kHz, TJ = 85°C
0.04
IL = 0 A to 6 A, fs = 350 kHz, TJ = 85°C
0.03
IL = 0 A to 6 A, fs = 550 kHz, TJ = 85°C
0.03
%/V
%/A
OSCILLATOR
Internally set—free
set free running frequency
Externally set
set—free
free running frequency range
High level threshold, SYNC
SYNC ≤ 0.8 V,
RT open
280
350
420
SYNC ≥ 2.5 V,
RT open
440
550
660
RT = 180 kΩ (1% resistor to AGND)
252
280
308
RT = 100 kΩ (1% resistor to AGND)
460
500
540
RT = 68 kΩ (1% resistor to AGND)
663
700
762
2.5
Frequency range, SYNC(1)
0.8
50
Ramp amplitude (peak-to-peak)(1)
Minimum controllable on
time(1)
Maximum duty cycle
V
ns
330
Ramp valley(1)
kHz
V
Low level threshold, SYNC
Pulse duration, external synchronization, SYNC(1)
kHz
700
kHz
0.75
V
1
V
200
ns
90%
(1)
Specified by design
Static resistive loads only
(3) Specified by the circuit used in Figure 9
(2)
3
TPS54973
www.ti.com
SLVS453A − FEBRUARY 2003 − REVISED FEBRUARY 2005
ELECTRICAL CHARACTERISTICS (continued)
TJ = −40°C to 125°C, VI = 3 V to 4 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ERROR AMPLIFIER
Error amplifier open loop voltage gain
1 kΩ COMP to AGND(1)
90
110
Error amplifier unity gain bandwidth
Parallel 10 kΩ, 160 pF COMP to AGND(1)
3
5
Error amplifier common mode input voltage range
Powered by internal LDO(1)
0
Input bias current, VSENSE
VSENSE = Vref
Output voltage slew rate (symmetric), COMP
VBIAS
60
1.0
dB
MHz
250
1.4
V
nA
V/µs
PWM COMPARATOR
PWM comparator propagation delay time,
PWM comparator input to PH pin (excluding
deadtime)
10-mV overdrive(1)
70
85
ns
1.20
1.40
V
SLOW-START/ENABLE
Enable threshold voltage, SS/ENA
0.82
Enable hysteresis voltage, SS/ENA
Falling edge deglitch,
0.03
SS/ENA(1)
V
2.5
Internal slow-start time
Charge current, SS/ENA
SS/ENA = 0 V
Discharge current, SS/ENA
SS/ENA = 1.3 V, VI = 1.5 V
µs
2.6
3.35
4.1
ms
3
5
8
µA
2.0
2.3
4.0
mA
POWER GOOD
Power good threshold voltage
VSENSE falling
Power good hysteresis voltage(1)
Power good falling edge deglitch(1)
Output saturation voltage, PWRGD
I(sink) = 2.5 mA
Leakage current, PWRGD
VI = 5.5 V
90
%Vref
3
%Vref
35
µs
0.18
0.3
V
1
µA
CURRENT LIMIT
Current limit trip point
VI = 3.3 V Output shorted(1)
15
A
Current limit leading edge blanking time
11
100
ns
Current limit total response time
200
ns
THERMAL SHUTDOWN
Thermal shutdown trip point(1)
Thermal shutdown
135
hysteresis(1)
150
165
10
°C
°C
OUTPUT POWER MOSFETS
rDS(on)
(1)
P
Power
MOSFET switches
it h
VI = 3.0 V(4)
15
30
VI = 3.6 V(4)
14
28
Specified by design
Static resistive loads only
(3) Specified by the circuit used in Figure 9
(4) Matched MOSFETs low-side r
DS(on) production tested, high-side rDS(on) specified by design
(2)
4
mΩ
Ω
TPS54973
www.ti.com
SLVS453A − FEBRUARY 2003 − REVISED FEBRUARY 2005
PWP PACKAGE
(TOP VIEW)
AGND
VSENSE
COMP
PWRGD
BOOT
PH
PH
PH
PH
PH
PH
PH
PH
PH
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
THERMAL 22
PAD
21
20
19
18
17
16
15
RT
SYNC
SS/ENA
VBIAS
VIN
VIN
VIN
VIN
VIN
PGND
PGND
PGND
PGND
PGND
TERMINAL FUNCTIONS
TERMINAL
NAME
NO.
DESCRIPTION
AGND
1
Analog ground. Return for compensation network/output divider, slow-start capacitor, VBIAS capacitor, RT resistor and
SYNC pin. Connect PowerPAD to AGND.
BOOT
5
Bootstrap output. 0.022-µF to 0.1-µF low-ESR capacitor connected from BOOT to PH generates floating drive for the
high-side FET driver.
COMP
3
Error amplifier output. Connect frequency compensation network from COMP to VSENSE
PGND
15−19
Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas
to the input and output supply returns, and negative terminals of the input and output capacitors. A single point connection
to AGND is recommended.
PH
6−14
Phase output. Junction of the internal high-side and low-side power MOSFETs, and output inductor.
PWRGD
4
Power good open drain output. High when VSENSE ≥ 90% Vref, otherwise PWRGD is low. Note that output is low when
SS/ENA is low, or the internal shutdown signal is active.
RT
28
Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency. When using the
SYNC pin, set the RT value for a frequency at or slightly lower than the external oscillator frequency.
SS/ENA
26
Slow-start/enable input/output. Dual function pin which provides logic input to enable/disable device operation and
capacitor input to externally set the start-up time.
SYNC
27
Synchronization input. Dual function pin which provides logic input to synchronize to an external oscillator or pin select
between two internally set switching frequencies. When used to synchronize to an external signal, a resistor must be
connected to the RT pin.
VBIAS
25
Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high
quality, low-ESR 0.1-µF to 1.0-µF ceramic capacitor.
20−24
Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device
package with a high quality, low-ESR 10-µF ceramic capacitor.
VIN
VSENSE
2
Error amplifier inverting input. Connect to output voltage through compensation network/output divider.
5
TPS54973
www.ti.com
SLVS453A − FEBRUARY 2003 − REVISED FEBRUARY 2005
INTERNAL BLOCK DIAGRAM
VBIAS
AGND
VIN
Enable
Comparator
SS/ENA
1.2 V
Hysteresis: 0.03
V
Falling
Edge
Deglitch
2.5 µs
VIN UVLO
Comparator
VIN
2.95 V
Hysteresis: 0.16
V
ILIM
Comparator
Thermal
Shutdown
150°C
Internal/External
Slow-Start
(Internal Slow-Start Time = 3.35 ms
100 ns
SHUTDOWN
BOOT
15 mΩ
Start-Up
Driver
Suppression
SS_DIS
PH
+
−
R Q
Error
Amplifier
Reference
VREF = 0.891 V
VIN
Leading
Edge
Blanking
Falling
and
Rising
Edge
Deglitch
2.5 µs
REG
VBIAS
SHUTDOWN
S
PWM
Comparator
CO
Adaptive Dead-Time
and
Control Logic
VIN
15 mΩ
PGND
OSC
Powergood
Comparator
VSENSE
0.90 Vref
TPS54973
Hysteresis: 0.03 Vref
VSENSE
6
COMP
RT
SYNC
SHUTDOWN
LOUT
Falling
Edge
Deglitch
35 µs
PWRGD
VO
TPS54973
www.ti.com
SLVS453A − FEBRUARY 2003 − REVISED FEBRUARY 2005
25
20
INTERNALLY SET
OSCILLATOR FREQUENCY
vs
JUNCTION TEMPERATURE
DRAIN-SOURCE
ON-STATE RESISTANCE
vs
JUNCTION TEMPERATURE
VIN = 3.0 V
IO = 9 A
15
10
5
0
−40
0
25
85
TJ − Junction Temperature − °C
125
f − Internally Set Oscillator Frequency − kHz
Drain Source On-State Reststance − m Ω
TYPICAL CHARACTERISTICS
750
650
SYNC ≥ 2.5 V
550
450
SYNC ≤ 0.8 V
350
250
−40
0
25
Figure 1
VI = 3.3 V
TJ = 125°C
7
RT = 68 k
600
500
RT = 100 k
400
300
0.893
Device Power Losses − W
700
0.891
0.889
0.887
6
5
4
3
2
1
RT = 180 k
0.885
25
85
125
0
−40
0
25
85
TJ − Junction Temperature − °C
Figure 3
140
RL = 10 kΩ,
CL = 160 pF,
TA = 25°C
120
0.893
100
Gain − dB
0.891
0.889
Phase
6
Gain
0.885
3.5
3.6
−20
−80
−140
−180
10
100
−200
1 k 10 k 100 k 1 M 10 M
f − Frequency − Hz
Figure 7
12
14
16
3.80
−40
−160
1
10
−20
−120
40
8
INTERNAL SLOW-START TIME
vs
JUNCTION TEMPERATURE
0
−100
60
0
Figure 6
4
Figure 5
−60
80
20
0.887
3.2
3.3
3.4
VI − Input Voltage − V
2
IL − Load Current − A
ERROR AMPLIFIER
OPEN LOOP RESPONSE
0.895
3.1
0
Figure 4
OUTPUT VOLTAGE REGULATION
vs
INPUT VOLTAGE
3
125
Phase − Degrees
0
Internal Slow-Start Time − ms
200
−40
TJ − Junction Temperature − °C
VO − Output Voltage Regulation − V
DEVICE POWER LOSSES
vs
LOAD CURRENT
8
0.895
800
125
Figure 2
VOLTAGE REFERENCE
vs
JUNCTION TEMPERATURE
V ref − Voltage Reference − V
f − Externally Set Oscillator Frequency − kHz
EXTERNALLY SET
OSCILLATOR FREQUENCY
vs
JUNCTION TEMPERATURE
85
TJ − Junction Temperature − °C
3.65
3.50
3.35
3.20
3.05
2.90
2.75
−40
0
25
85
125
TJ − Junction Temperature − °C
Figure 8
7
TPS54973
www.ti.com
SLVS453A − FEBRUARY 2003 − REVISED FEBRUARY 2005
APPLICATION INFORMATION
Figure 9 shows the schematic diagram for a typical
TPS54973 application. The TPS54973 (U1) can provide
up to 9 A of output current at a nominal output voltage of
0.9 V to 2.5 V, and for this application, the output voltage
U1
TPS54973
R6
28
71.5 kΩ
27
C6
1 µF
VIN
R1
R3
10 kΩ
C1
470 pF
R2
26
0.047 µF
C3
10 kΩ
C2
is set at 2.5 V and the input voltage is 3.3 V. For proper
operation, the PowerPAD underneath the integrated
circuit TPS54973 must be soldered properly to the
printed-circuit board.
25
10 kΩ
R5
C4
4
3
RT
VIN
VIN
SYNCH
VIN
VIN
SS/ENA
VIN
PH
VBIAS
PH
PH
PWRGD
PH
PH
PH
COMP
PH
470 pF
PH
12 pF
PH
2
301 Ω
VSENSE
BOOT
PGND
R4
5.49 kΩ
PGND
1
PGND
AGND
PGND
PGND
PwrPad
24
23
22
21
C5
C7
C8
0.1 µF
22 µF
22 µF
22 µF
C12
10 µF
10 µF
VIN
3.3 V
20
14
13
12
11
10
9
8
7
6
19
1 A, 200 V
D1
C9
5
0.047 µF
18
17
1 A, 200 V
D2
16
15
VOUT
2.5 V
C13
C10
R7
L1
0.65 µH
2.4 kΩ
C11
3300 pF
Figure 9. Application Circuit
COMPONENT SELECTION
The values for the components used in this design
example are selected for low output ripple and small PCB
area. Ceramic capacitors are utilized in the output filter
circuit. A small size, small value output inductor is also
used. Compensation network components are chosen to
maximize closed loop bandwidth and provide good
transient response characteristics. Additional design
information is available at www.ti.com.
INPUT VOLTAGE
The input voltage is a nominal 3.3 VDC. The input filter
(C12) is a 10-µF ceramic capacitor (Taiyo Yuden). C10,
also a 10-µF ceramic capacitor (Taiyo Yuden) that
provides high frequency decoupling of the TPS54973 from
8
the input supply, must be located as close as possible to
the device. Ripple current is carried in both C10 and C12,
and the return path to PGND should avoid the current
circulating in the output capacitors C5, C7, C8 and C13.
FEEDBACK CIRCUIT
The values for these components are selected to provide
fast transient response times. R1, R2, R3, R4, C1, C2, and
C4 forms the loop-compensation network for the circuit.
For this design, a Type 3 topology is used. The transfer
function of the feedback network is chosen to provide
maximum closed loop gain available with open loop
characteristics of the internal error amplifier. Closed loop
crossover frequency is typically between 80 kHz at 3.3 V
input.
TPS54973
www.ti.com
SLVS453A − FEBRUARY 2003 − REVISED FEBRUARY 2005
OPERATING FREQUENCY
In the application circuit, the RT pin is grounded through a
71.5-kΩ resistor (R6) to select the operating frequency of
700 kHz. To set a different frequency, place a 68-kΩ to
180-kΩ resistor between RT (pin 28) and analog ground or
leave RT floating to select the default of 350 kHz. The
resistance can be approximated using the following
equation:
R+
500 kHz
Switching Frequency
100 [kW]
(1)
OUTPUT FILTER
The output filter is composed of a 0.65-µH inductor (L1)
and 3 x 22-µF capacitors (C5, C7, and C8). The inductor
is a low dc resistance (.017 Ω) type, Pulse PA0277 0.65
µH. The capacitors used are 22-µF, 6.3-V ceramic types
with X5R dielectric. An additional high frequency bypass
capacitor, C13 is also used.
PRECHARGE CIRCUIT
VIN precharges the output of the application circuit
through series diodes (D1 and D2) during start-up. As the
input voltage increases at start-up, the output is
precharged to VIN minus the forward bias voltage of the
two diodes. When the internal reference has ramped up to
a value greater than the voltage fed back to the VSENSE
pin, the output of the internal error amplifier begins to
increase. When this output reaches the maximum ramp
amplitude, the output of the PWM comparator reaches 100
percent duty cycle, and the internal logic enables the
high-side FET driver, and switching begins. The output
tracks the internal reference until the preset output voltage
is reached. Under no circumstances should the precharge
voltage be allowed to increase above the preset output
value.
PCB LAYOUT
Figure 10 shows a generalized PCB layout guide for the
TPS54973
The VIN pins are connected together on the printed-circuit
board (PCB) and bypassed with a low-ESR
ceramic-bypass capacitor. Care should be taken to
minimize the loop area formed by the bypass capacitor
connections, the VIN pins, and the TPS54873 ground
pins. The minimum recommended bypass capacitance is
10-µF ceramic capacitor with a X5R or X7R dielectric and
the optimum placement is closest to the VIN pins and the
PGND pins.
The TPS54973 has two internal grounds (analog and
power). Inside the TPS54973, the analog ground ties to all
of the noise sensitive signals, while the power ground ties
to the noisier power signals. Noise injected between the
two grounds can degrade the performance of the
TPS54973, particularly at higher output currents. Ground
noise on an analog ground plane can also cause problems
with some of the control and bias signals. For these
reasons, separate analog and power ground traces are
recommended. There is an area of ground on the top layer
directly under the IC, with an exposed area for connection
to the PowerPAD. Use vias to connect this ground area to
any internal ground planes. Additional vias are also used
at the ground side of the input and output filter capacitors.
The AGND and PGND pins are tied to the PCB ground by
connecting them to the ground area under the device as
shown. The only components that tie directly to the power
ground plane are the input capacitors, the output
capacitors, the input voltage decoupling capacitor, and the
PGND pins of the TPS54973. Use a separate wide trace
for the analog ground signal path. The analog ground is
used for the voltage set point divider, timing resistor RT,
slow-start capacitor and bias capacitor grounds. Connect
this trace directly to AGND (Pin 1).
The PH pins are tied together and routed to the output
inductor. Since the PH connection is the switching node,
the inductor is located close to the PH pins. The area of the
PCB conductor is minimized to prevent excessive
capacitive coupling.
Connect the boot capacitor between the phase node and
the BOOT pin as shown Keep the boot capacitor close to
the IC and minimize the conductor trace lengths.
Connect the output filter capacitor(s) as shown between
the VOUT trace and PGND. It is important to keep the loop
formed by the PH pins, LOUT, COUT and PGND as small as
practical.
Place the compensation components from the VOUT trace
to the VSENSE and COMP pins. Do not place these
components too close to the PH trace. Due to the size of
the IC package and the device pin-out, they must be routed
close, but maintain as much separation as possible while
still keeping the layout compact.
Connect the bias capacitor from the VBIAS pin to analog
ground using the isolated analog ground trace. If a
slow-start capacitor or RT resistor is used, or if the SYNC
pin is used to select 350-kHz operating frequency, connect
them to this trace.
If pre−charge diodes are used, keep the path from the
voltage source to the output filter capacitor short. Make
sure the etch is wide enough to carry the pre−charge
current.
9
TPS54973
www.ti.com
SLVS453A − FEBRUARY 2003 − REVISED FEBRUARY 2005
OPTIONAL PRE−CHARGE DIODES
ANALOG GROUND TRACE
FREQUENCY SET RESISTOR
AGND
RT
SYNC
VSENSE
COMPENSATION
NETWORK
COMP
SLOW START
CAPACITOR
SS/ENA
BIAS CAPACITOR
PWRGD
BOOT
CAPACITOR
BOOT
PH
VOUT
PH
OUTPUT INDUCTOR
OUTPUT
FILTER
CAPACITOR
VBIAS
VIN
EXPOSED
POWERPAD
AREA
VIN
PH
VIN
PH
VIN
PH
VIN
PH
PGND
PH
PGND
PH
PGND
PH
PGND
PH
PGND
VIN
INPUT
BYPASS
CAPACITOR
INPUT
BULK
FILTER
TOPSIDE GROUND AREA
VIA to Ground Plane
Figure 10. TPS54973 PCB Layout
10
TPS54973
www.ti.com
SLVS453A − FEBRUARY 2003 − REVISED FEBRUARY 2005
LAYOUT CONSIDERATIONS FOR THERMAL
PERFORMANCE
For operation at full rated load current, the analog ground
plane must provide adequate heat dissipating area. A 3
inch by 3 inch plane of 1 ounce copper is recommended,
though not mandatory, depending on ambient temperature
and airflow. Most applications have larger areas of internal
ground plane available, and the PowerPAD should be
connected to the largest area available. Additional areas
on the top or bottom layers also help dissipate heat, and
8 PL Ø 0.0130
4 PL
Ø 0.0180
Connect Pin 1 to Analog Ground Plane
in This Area for Optimum Performance
any area available should be used when 9 A or greater
operation is desired. Connection from the exposed area of
the PowerPAD to the analog ground plane layer should be
made using 0.013 inch diameter vias to avoid solder
wicking through the vias. Eight vias should be in the
PowerPAD area with four additional vias located under the
device package. The size of the vias under the package,
but not in the exposed thermal pad area, can be increased
to 0.018. Additional vias beyond the ten recommended
that enhance thermal performance should be included in
areas not under the device package.
Minimum Recommended Thermal Vias: 8 x 0.013 Diameter Inside
Powerpad Area 4 x 0.018 Diameter Under Device as Shown.
Additional 0.018 Diameter Vias May Be Used if Top Side Analog Ground
Area Is Extended.
0.06
0.0150
0.0339
0.0650
0.0500
0.3820 0.3478 0.0500
0.0500
0.2090
0.0256
0.0650
0.0339
0.1700
Minimum Recommended Top
Side Analog Ground Area
0.1340
Minimum Recommended Exposed
Copper Area for Powerpad. 5-mil
Stencils May Require 10 Percent
Larger Area
0.0630
0.0400
Figure 11. Recommended Land Pattern for 28-Pin PWP PowerPAD
11
TPS54973
www.ti.com
SLVS453A − FEBRUARY 2003 − REVISED FEBRUARY 2005
PERFORMANCE GRAPHS
Data shown is for the circuit in Figure 9 with precharge disabled (D1 and D2 removed) except for slow-start timing
of Figure 18. All data is for VI = 3.3 V, VO = 2.5 V, fs = 700 kHz and TA = 25°C, unless otherwise specified.
EFFICIENCY
vs
OUTPUT CURRENT
100
1.81
VI = 3.3 V
80
75
70
65
60
1.806
1.804
1.802
1.8
1.798
1.796
1.794
55
1.792
50
1.79
0
2
4
6
8
VI = 3.3 V
10
1.8
IO = 4.5 A
1.798
1.796
IO = 9 A
1.794
2
4
6
8
IO − Output Current − A
10
3
3.25
180
Phase
60
10
30
0
0
105
95
85
75
65
−10
−30
−20
−60
−30
−90
35
−40
−120
1M
25
10 k
100 k
55
2 V/div
90
OUTPUT AND INPUT RIPPLE
fs = 700 kHz,
TJ = 125°C,
VI = 3.3 V,
VO = 1.8 V
115
120
45
0
f − Frequency − Hz
2
4
6
8
10
12
14
IO − Output Current − A
Figure 15
16
t − Time − 1 µs/div
Figure 16
Figure 17
LOAD TRANSIENT RESPONSE
SLOW-START TIMING
20 mV/div
I = 2.25 A to 6.75 A
1 V/div
VI/O = 3.3 V
2 V/div
V(core) = 1.8 V
t − Time −100 µs/div
Figure 18
(1)
12
4
210 mV/div
30
150
Ambient Temperature − ° C
Gain
40
Phase − Degrees
50
125
3.75
Figure 14
AMBIENT TEMPERATURE
vs
LOAD CURRENT(1)
LOOP RESPONSE
3.5
VI − Input Voltage − V
Figure 13
60
Gain − dB
IO = 0 A
1.802
1.79
0
Figure 12
1k
1.804
1.792
IO − Output Current − A
100
1.806
100 mV/div
85
20
1.81
VO − Output Voltage − V
VO − Output Voltage − V
90
OUTPUT VOLTAGE
vs
INPUT VOLTAGE
1.808
1.808
95
Efficiency − %
OUTPUT VOLTAGE
vs
OUTPUT CURRENT
Safe operating area is applicable to the test board conditions in the Dissipation Ratings
t − Time − 10 ms/div
Figure 19
TPS54973
www.ti.com
SLVS453A − FEBRUARY 2003 − REVISED FEBRUARY 2005
DETAILED DESCRIPTION
DISABLED SINKING DURING START-UP
(DSDS)
The DSDS feature enables minimal voltage drooping of
output precharge capacitors at start-up. The TPS54973 is
designed to disable the low-side MOSFET to prevent
sinking current from a precharge output capacitor during
start-up. Once the high-side MOSFET has been turned on
to the maximum duty cycle limit, the low-side MOSFET is
allowed to switch. Once the maximum duty cycle condition
is met, the converter functions as a sourcing converter until
the SS/ENA is pulled low.
UNDERVOLTAGE LOCK OUT (UVLO)
The TPS54973 incorporates an undervoltage lockout
circuit to keep the device disabled when the input voltage
(VIN) is insufficient. During power up, internal circuits are
held inactive until VIN exceeds the nominal UVLO
threshold voltage of 2.95 V. Once the UVLO start threshold
is reached, device start-up begins. The device operates
until VIN falls below the nominal UVLO stop threshold of
2.8 V. Hysteresis in the UVLO comparator and a 2.5-µs
rising and falling edge deglitch circuit reduce the likelihood
of shutting the device down due to noise on VIN.
SLOW-START/ENABLE (SS/ENA)
The slow-start/enable pin provides two functions. First, the
pin acts as an enable (shutdown) control by keeping the
device turned off until the voltage exceeds the start
threshold voltage of approximately 1.2 V. When SS/ENA
exceeds the enable threshold, device start-up begins. The
reference voltage fed to the error amplifier is linearly
ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the
converter output voltage reaches regulation in
approximately 3.35 ms. Voltage hysteresis and a 2.5-µs
falling edge deglitch circuit reduce the likelihood of
triggering the enable due to noise.
The second function of the SS/ENA pin provides an
external means of extending the slow-start time with a
low-value capacitor connected between SS/ENA and
AGND.
Adding a capacitor to the SS/ENA pin has two effects on
start-up. First, a delay occurs between release of the
SS/ENA pin and start-up of the output. The delay is
proportional to the slow-start capacitor value and lasts
until the SS/ENA pin reaches the enable threshold. The
start-up delay is approximately:
t +C
d
(SS)
(2)
1.2 V
5 mA
Second, as the output becomes active, a brief ramp-up at
the internal slow-start rate may be observed before the
externally set slow-start rate takes control and the output
rises at a rate proportional to the slow-start capacitor. The
slow-start time set by the capacitor is approximately:
t
(SS)
+C
(SS)
(3)
0.7 V
5 mA
The actual slow-start time is likely to be less than the above
approximation due to the brief ramp-up at the internal rate.
The low side MOSFET is off during the slow-start
sequence.
VBIAS REGULATOR (VBIAS)
The VBIAS regulator provides internal analog and digital
blocks with a stable supply voltage over variations in
junction temperature and input voltage. A high quality,
low-ESR, ceramic bypass capacitor is required on the
VBIAS pin. X7R or X5R grade dielectrics are
recommended because their values are more stable over
temperature. The bypass capacitor must be placed close
to the VBIAS pin and returned to AGND.
External loading on VBIAS is allowed, with the caution that
internal circuits require a minimum VBIAS of 2.70 V, and
external loads on VBIAS with ac or digital switching noise
may degrade performance. The VBIAS pin may be useful
as a reference voltage for external circuits.
VOLTAGE REFERENCE
The voltage reference system produces a precise Vref
signal by scaling the output of a temperature stable
bandgap circuit. During manufacture, the bandgap and
scaling circuits are trimmed to produce 0.891 V at the
output of the error amplifier, with the amplifier connected
as a voltage follower. The trim procedure adds to the high
precision regulation of the TPS54973, since it cancels
offset errors in the scale and error amplifier circuits.
OSCILLATOR AND PWM RAMP
The oscillator frequency can be set to internally fixed
values of 350 kHz or 550 kHz using the SYNC pin as a
static digital input. If a different frequency of operation is
required for the application, the oscillator frequency can be
externally adjusted from 280 to 700 kHz by connecting a
resistor between the RT pin and AGND and floating the
SYNC pin. The switching frequency is approximated by
the following equation, where R is the resistance from RT
to AGND:
Switching Frequency + 100 kW
R
500 [kHz]
(4)
13
TPS54973
www.ti.com
SLVS453A − FEBRUARY 2003 − REVISED FEBRUARY 2005
External synchronization of the PWM ramp is possible
over the frequency range of 330 kHz to 700 kHz by driving
a synchronization signal into SYNC and connecting a
resistor from RT to AGND. Choose a resistor between the
RT and AGND which sets the free running frequency to
80% of the synchronization signal. The following table
summarizes the frequency selection configurations:
SWITCHING
FREQUENCY
SYNC PIN
RT PIN
350 kHz, internally
set
Float or AGND
Float
550 kHz, internally
set
≥ 2.5 V
Float
Externally set 280
kHz to 700 kHz
Float
R = 180 kΩ to 68 kΩ
Externally
synchronized
frequency
Synchronization
signal
R = RT value for 80%
of external synchronization frequency
ERROR AMPLIFIER
The high performance, wide bandwidth, voltage error
amplifier sets the TPS54973 apart from most dc/dc
converters. The user is given the flexibility to use a wide
range of output L and C filter components to suit the
particular application needs. Type 2 or type 3
compensation can be employed using external
compensation components.
PWM CONTROL
Signals from the error amplifier output, oscillator, and
current limit circuit are processed by the PWM control
logic. Referring to the internal block diagram, the control
logic includes the PWM comparator, OR gate, PWM latch,
and portions of the adaptive dead-time and control logic
block. During steady-state operation below the current
limit threshold, the PWM comparator output and oscillator
pulse train alternately reset and set the PWM latch. Once
the PWM latch is reset, the low-side FET remains on for a
minimum duration set by the oscillator pulse width. During
this period, the PWM ramp discharges rapidly to its valley
voltage. When the ramp begins to charge back up, the
low-side FET turns off and high-side FET turns on. As the
PWM ramp voltage exceeds the error amplifier output
voltage, the PWM comparator resets the latch, thus
turning off the high-side FET and turning on the low-side
FET. The low-side FET remains on until the next oscillator
pulse discharges the PWM ramp.
During transient conditions, the error amplifier output
could be below the PWM ramp valley voltage or above the
PWM peak voltage. If the error amplifier is high, the PWM
14
latch is never reset, and the high-side FET remains on until
the oscillator pulse signals the control logic to turn the
high-side FET off and the low-side FET on. The device
operates at its maximum duty cycle until the output voltage
rises to the regulation set-point, setting VSENSE to
approximately the same voltage as VREF. If the error
amplifier output is low, the PWM latch is continually reset
and the high-side FET does not turn on. The low-side FET
remains on until the VSENSE voltage decreases to a
range that allows the PWM comparator to change states.
The TPS54973 is capable of sinking current continuously
until the output reaches the regulation set-point.
If the current limit comparator trips for longer than 100 ns,
the PWM latch resets before the PWM ramp exceeds the
error amplifier output. The high-side FET turns off and
low-side FET turns on to decrease the energy in the output
inductor and consequently the output current. This
process is repeated each cycle in which the current limit
comparator is tripped.
DEAD-TIME CONTROL AND MOSFET
DRIVERS
Adaptive dead-time control prevents shoot-through
current from flowing in both N-channel power MOSFETs
during the switching transitions by actively controlling the
turnon times of the MOSFET drivers. The high-side driver
does not turn on until the voltage at the gate of the low-side
FET is below 2 V. While the low-side driver does not turn
on until the voltage at the gate of the high-side MOSFET
is below 2 V.
The high-side and low-side drivers are designed with
300-mA source and sink capability to quickly drive the
power MOSFETs gates. The low-side driver is supplied
from VIN, while the high-side drive is supplied from the
BOOT pin. A bootstrap circuit uses an external BOOT
capacitor and an internal 2.5-Ω bootstrap switch
connected between the VIN and BOOT pins. The
integrated bootstrap switch improves drive efficiency and
reduces external component count.
OVERCURRENT PROTECTION
The cycle-by-cycle current limiting is achieved by sensing
the current flowing through the high-side MOSFET and
comparing this signal to a preset overcurrent threshold.
The high side MOSFET is turned off within 200 ns of
reaching the current limit threshold. A 100-ns leading edge
blanking circuit prevents current limit false tripping.
Current limit detection occurs only when current flows from
VIN to PH when sourcing current to the output filter. Load
protection during current sink operation is provided by
thermal shutdown.
TPS54973
www.ti.com
SLVS453A − FEBRUARY 2003 − REVISED FEBRUARY 2005
THERMAL SHUTDOWN
POWER-GOOD (PWRGD)
The device uses the thermal shutdown to turn off the power
MOSFETs and disable the controller if the junction
temperature exceeds 150°C. The device is released from
shutdown automatically when the junction temperature
decreases to 10°C below the thermal shutdown trip point,
and starts up under control of the slow-start circuit.
Thermal shutdown provides protection when an overload
condition is sustained for several milliseconds. With a
persistent fault condition, the device cycles continuously;
starting up by control of the soft-start circuit, heating up due
to the fault condition, and then shutting down upon
reaching the thermal shutdown trip point. This sequence
repeats until the fault condition is removed.
The power good circuit monitors for undervoltage
conditions on VSENSE. If the voltage on VSENSE is 10%
below the reference voltage, the open-drain PWRGD
output is pulled low. PWRGD is also pulled low if VIN is
less than the UVLO threshold or SS/ENA is low, or a
thermal shutdown occurs. When VIN ≥ UVLO threshold,
SS/ENA ≥ enable threshold, and VSENSE > 90% of Vref,
the open drain output of the PWRGD pin is high. A
hysteresis voltage equal to 3% of Vref and a 35 µs falling
edge deglitch circuit prevent tripping of the power good
comparator due to high frequency noise.
15
PACKAGE OPTION ADDENDUM
www.ti.com
10-Jun-2014
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
TPS54973PWP
ACTIVE
HTSSOP
PWP
28
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS54973
TPS54973PWPR
ACTIVE
HTSSOP
PWP
28
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS54973
TPS54973PWPRG4
ACTIVE
HTSSOP
PWP
28
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS54973
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
10-Jun-2014
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
TPS54973PWPR
Package Package Pins
Type Drawing
SPQ
HTSSOP
2000
PWP
28
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
330.0
16.4
Pack Materials-Page 1
6.9
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
10.2
1.8
12.0
16.0
Q1
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
TPS54973PWPR
HTSSOP
PWP
28
2000
367.0
367.0
38.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated