February 2010 Application Note AN-EVAL 2x8-ISO1H812G-1 Coreless Transformer Isolated High Side Switch Evaluation Board 2 x 8 Channel 0.6A with ISO1H812G Published by Infineon Technologies AG http://www.infineon.com Power Management & Drives N e v e r s t o p t h i n k i n g 2 x 8 Channel 0,6A Evaluation Board with ISO1H812G Table of Contents Table of Contents .....................................................................2 Introduction...............................................................................3 Board Characteristics ..............................................................4 Functional Description ............................................................5 Connectors................................................................................8 Schematic..................................................................................9 PCB Layout and Assembly....................................................11 Bill of Material .........................................................................12 References ..............................................................................13 www.Infineon.com Page 2 from 14 EVAL 2x8-ISO1H812G V1.1 2 x 8 Channel 0,6A Evaluation Board with ISO1H812G Introduction Application This Application Note describes a Demoboard with an isolated 2 x 8 Channel 0.6A Digital Output. The ® board is designed to show the performance of the ISOFACE Part ISO1H812G providing an Isolated Interface output to drive resistive, capacitive or inductive loads directly. The input can be driven by applying 3,3V/5V CMOS compatible signals to connector K3. The input operates in Micro Controller Mode by using Chip Select and SCLK Signals. The Output consists of 2 times 8 Channel High Side Switches with 0.6A Current rating. The Output is protected with a channel selected over-temperature switch (to off). Typical Application ISO1H812G The ISO1H812G is a galvanic isolated 8-bit data interface in P-DSO-36 package that provides 8 fully protected high-side power switches that are able to handle currents up to 625 mA. An SPI microcontroller (µC) compatible interface allows connecting the IC directly to a µC system. The input interface is designed to operate with 3,3V/5V CMOS compatible levels. The data transfer from input to output side is realized by the integrated Coreless Transformer Technology. This device includes 8 high-side power switches that are controlled by means of the integrated serial ® interface. The interface is 8-bit µC compatible. The ISOFACE can replace optocouplers and the 8 high-side switches in conventional I/O-Applications as galvanic isolation is implemented by means of the integrated coreless transformer technology. The µC compatible interface allows a direct connection to the ports of a microcontroller without the need for other components. Each of the 8 highside power switches is protected against short to Vbb, overload, over-temperature and against overvoltage by an active zener clamp. www.Infineon.com Page 3 from 14 EVAL 2x8-ISO1H812G V1.1 2 x 8 Channel 0,6A Evaluation Board with ISO1H812G The diagnostic logic on the power chip recognizes the over-temperature information of each power transistor. That information is sent via the internal coreless transformer to the pin DIAG at the input interface. Figure 1– EVAL 2x8-ISO1H812G Board Characteristics Parameter Min. Max Unit 3.0 5.5 V K4 Jumper 1-2 8 12 V K4 Jumper 2-3 11 45 V -0.3 0.3xVCC V low level 0.7xVCC VCC+0.3V V high level Output Current Limit 0.7 1.9 A Output Clamping Voltage 47 60 V www.Infineon.com Page 4 from 14 VCC Input Voltage VBB Input Voltage Input Signals Remarks EVAL 2x8-ISO1H812G V1.1 2 x 8 Channel 0,6A Evaluation Board with ISO1H812G Functional Description Power Supply The Demo Board contains 2 galvanic isolated voltage domains that are independent from each other. The input interface is supplied by Pin1 and Pin14 of K3. Jumper K4 selects direct supply from K3 Pin1 either with 3,3V/5V VCC (Jumper 1-2) or using the onboard 5V voltage regulator (Jumper 2-3). The output stage is supplied at pin1 and 10 of K2, and K2 with Vbb voltage. The different voltage domains can be switched on at different times. The output stage is only enabled once the input stage enters a stable state. Serial Interface The ISO1H812G contains a serial interface that can be directly controlled by the microcontroller output ports. SPI Signal Description CS - Chip select. The system microcontroller selects the ISO1H812G by means of the CS pin. Whenever the pin is in a logic low state, data can be transferred from the µC. CS High-to-low transition: • Serial input data can be clocked in from then on • SO changes from high impedance state to logic high or low state corresponding to the SO bit-state CS Low-to-high transition: • Transfer of SI bits from shift register into output buffers, if number of clock signals was an integer multiple of 8 • SO changes from the SO bit-state to high impedance state To avoid any false clocking, the serial input pin SCLK should be logic high state during high-to-low transition of CS. When CS is in a logic high state, any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state. The integrated modulo counter that counts the number of clocks avoids the take over of invalid commands caused by a spike on the clock line or wrong number of clock cycles. A command is only taken over after the low-to-high transition of the CS signal, if the number of counted clock cycles is an integer multiple of 8. SCLK - Serial clock. The system clock pin clocks the internal shift register of the ISO1H812G. The serial input (SI) accepts data into the input shift register on the rising edge of SCLK while the serial output (SO) shifts the output information out of the shift register on the falling edge of the serial clock. It is essential that the SCLK pin is in a logic high state whenever chip select /CS makes any transition. The number of clock pulses will be counted during a chip select cycle. The received data will only be accepted, if exactly an integer multiple of 8 clock pulses were counted during CS is active. SI - Serial input. Serial data bits are shifted in at this pin, the most significant bit first. SI information is read in on the rising edge of the SCLK. Input data is latched in the shift register and then transferred to the control buffer of the output stages. SO - Serial output. SO is in a high impedance state until the CS pin goes to a logic low state. The data of the internal shift register are shifted out serially at this pin. The most significant bit will appear at first. The further bits will appear following the falling edge of SCLK. www.Infineon.com Page 5 from 14 EVAL 2x8-ISO1H812G V1.1 2 x 8 Channel 0,6A Evaluation Board with ISO1H812G Daisy-chain Configuration the connection of different ICs and a µC as shown below is called a daisy-chain. For this type of bustopology only one SPI interface of the µC for two or more ICs is needed. All ICs share the same clock and chip select port of the SPI master. That is all ICs are active and addressed simultaneously. The data out of the µC is connected to the SI of the first IC in the line. Each SO of an IC is connected to the SI of the next IC in the line. SPI 1 CLK Tx a1 Tx a2 SCLK CS SI SO Output lines SPI Interface IC1 SCLK CS SI SO µC Output lines SPI Interface ICn Number of adressed ICs = n Number of necessary control and data ports = 3 All ICs are adressed by the common chip select SPI 8 Bit Transfer Signal Timing www.Infineon.com Page 6 from 14 EVAL 2x8-ISO1H812G V1.1 2 x 8 Channel 0,6A Evaluation Board with ISO1H812G Output Stage Each channel contains a high-side vertical power FET that is protected by embedded protection functions. The continuous current for each channel is 625mA (all channels ON). Each output is independently controlled by an output latch and a common reset line via the pin /DIS that disables all eight outputs and reset the latches. A logic high input data bit turns the respective output channel ON. A logic low data bit turns that output channel OFF. Power Transistor Over-Voltage Protection Each of the eight output stages has it own zener clamp that causes a voltage limitation at the power transistor when inductive loads are switched off. VON is then clamped to 47V (min.). Inductive and over-voltage output clamp (each channel) Energy is stored in the load inductance. EL= 1 / 2 x L x IL² Inductive load switch-off energy dissipation (each channel) While demagnetizing the load inductance, the energy dissipation in the DMOS with an approximate solution for RL > 0 is: Power Transistor Over-current Protection The outputs are provided with a current limitation that enters a repetitive switched mode after an initial peak current has been exceeded. The initial peak short circuit current limit IL(SCp) is set to a minimum of 0.7A at Tj = 125°C. During the repetitive mode, short circuit current limit IL(SCr) is set to 1.1A (typ.). If this operation leads to an over-temperature condition, a second protection level (Tj > 135°C) will change the output into a low Pulse-Width Modulated duty cycle (selective thermal shutdown with restart) to prevent critical chip temperatures. Common Diagnostic Output The over-temperature detection information of the channels is OR-wired in the common diagnostic output block. The information is send via the integrated coreless transformer to the input interface. The output stage at pin DIAG has an open drain functionality combined with a current source. The red LED D20 and D21 show the current state of the DIAG output. LED ON: one of the Channels has over-temperature or the VBB Supply is below the operating range www.Infineon.com Page 7 from 14 EVAL 2x8-ISO1H812G V1.1 2 x 8 Channel 0,6A Evaluation Board with ISO1H812G Connectors K1, K2: 1 2 3 4 5 6 7 8 9 10 K1 VBB1 OUT10 OUT11 OUT12 OUT13 OUT14 OUT15 OUT16 OUT17 GNDbb1 K2 VBB2 OUT20 OUT21 OUT22 OUT23 OUT24 OUT25 OUT26 OUT27 GNDbb2 K3: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 +Vin/VCC /DIS /CS SCLK SI SO GNDCC K4: Jumper 1 - 2 Jumper 2 - 3 www.Infineon.com VCC 3,3V/5V Vin 8V …12V Page 8 from 14 EVAL 2x8-ISO1H812G V1.1 2 x 8 Channel 0,6A Evaluation Board with ISO1H812G Schematic www.Infineon.com Page 9 from 14 EVAL 2x8-ISO1H812G V1.1 2 x 8 Channel 0,6A Evaluation Board with ISO1H812G www.Infineon.com Page 10 from 14 EVAL 2x8-ISO1H812G V1.1 2 x 8 Channel 0,6A Evaluation Board with ISO1H812G PCB Layout and Assembly Board Layout - Component Side Board Layout - Bottom Side (mirror view) www.Infineon.com Page 11 from 14 EVAL 2x8-ISO1H812G V1.1 2 x 8 Channel 0,6A Evaluation Board with ISO1H812G Bill of Material Nr. Quant. 1 5 2 3 4 2 2 2 4 16 5 8 6 1 Position C1, C4, C6, C7, C8 C36, C37 C9, C10 C3, C35 C11, C12, C13, C14, C15, C16, C17, C18, C23, C24, C25, C26, C27, C28, C29, C30 C19, C20, C21, C22, C31, C32, C33, C34 C5 Value Package 100nF, 50V 0805 1uF, 50V 10uF, 50V 10uF, 10V 0805 SMD_E 0805 10nF, 50V 0805 4,7nF, 500V 1206 10uF, 25V SMD_B LED gn P-LCC-2 7 16 D1, D2, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15, D16 8 9 10 11 12 13 14 2 1 2 2 1 2 2 D20, D21 D17 D18, D19 F1, F2 IC1 IC2, IC3 K1, K2 LED rt LL4148 SM15T39A OMF125, 5A TLE4264 ISO1H812G Terminal 10pol. P-LCC-2 MM SMC SMD-D/E SOT-223 P-DSO36 RM5,08 15 1 K3 Connector 14pol. RM2,54 16 1 K4 Connector 3pol. RM2,54 17 16 R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16 10k 1206 18 19 20 21 22 2 2 1 4 1 4,7k 0R Jumper Spacer Print Board 1206 805 R17, R18 R21, R22 K4 www.Infineon.com Page 12 from 14 EVAL 2x8-ISO1H812G V1.1 2 x 8 Channel 0,6A Evaluation Board with ISO1H812G References [1] ISO1H812G Coreless Transformer Isolated Digital Output 8 Channel 0.625A High Side Switch, Data Sheet, Infineon Technologies www.Infineon.com Page 13 from 14 EVAL 2x8-ISO1H812G V1.1 2 x 8 Channel 0,6A Evaluation Board with ISO1H812G Change service Revision History Application Note EVAL2x8-ISO1H812G-1 Actual Release: V1.1 Date: 15.02.2010 Previous Release: Page of Page of Subjects changed since last release actual prev. Rel. Rel. 11 ---------- First Issue For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see the address list on the last page or our webpage at http://www.infineon.com Edition 2006-08-28 Published by Infineon Technologies AG, Am Campeon 1-12, 85579 Neubiberg, Germany © Infineon Technologies AG 2/15/10. All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics. Terms of delivery and rights to technical change reserved. We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein. Information For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com). Warnings Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered. www.Infineon.com Page 14 from 14 EVAL 2x8-ISO1H812G V1.1