Ordering number : EN7159 LC75813E, LC75813T http://onsemi.com CMOS LSI 1/3, 1/4 Duty General-Purpose LCD Driver Overview The LC75813E and LC75813T are 1/3 duty and 1/4 duty general-purpose LCD drivers that can be used for frequency display in electronic tuners under the control of a microcontroller. The LC75813E and LC75813T can drive an LCD with up to 344 segments directly. The LC75813E and LC75813T can also control up to 8 generalpurpose output ports. Since the LC75813E and LC75813T use separate power supply systems for the LCD drive block and the logic block, the LCD driver block power-supply voltage can be set to any voltage in the range 2.7 to 6.0 volts, regardless of the logic block power-supply voltage. Features Switching between 1/3 duty and 1/4 duty drive techniques under serial data control. Switching between 1/2 bias and 1/3 bias drive techniques under serial data control. Up to 261 segments for 1/3 duty drive and 344 segments for 1/4 duty drive can be displayed. Serial data input supports CCB format communication with the system controller. Serial data control of the power-saving mode based backup function and all the segments forced off function. Serial data control of switching between the segment output port and the general-purpose output port functions. Serial data control of frame frequency for common and segment output waveforms. High generality, since display data is displayed directly without decoder intervention. Independent VLCD for the LCD driver block (VLCD can be set to any voltage in the range 2.7 to 6.0 volts, regardless of the logic block power-supply voltage.) The INH pin can force the display to the off state. RC oscillator circuit Package Dimensions unit : mm [ LC75813T ] 23.2 51 100 31 51 50 76 14.0 16.0 50 14.0 81 75 17.2 80 16.0 14.0 0.8 20.0 26 100 30 0.65 0.3 1 0.15 0.5 0.2 25 0.125 (1.0) 0.1 3.0max 1.2max (2.7) (1.0) (0.58) 0.1 1 0.5 [ LC75813E ] TQFP100(14X14) QIP100E(14X20) CCB is ON Semiconductor® ’s original format. All addresses are managed by ON Semiconductor® for this format. CCB is a registered trademark of Semiconductor Components Industries, LLC. Semiconductor Components Industries, LLC, 2013 October, 2013 20102RM (OT) No.7159-1/26 LC75813E, 75813T Specifications Absolute Maximum Ratings at Ta = 25C, VSS = 0V Parameter Maximum supply voltage Symbol VDD max VLCD max Conditions Ratings unit VDD –0.3 to +7.0 VLCD –0.3 to +7.0 CE, CL, DI, INH V –0.3 to +7.0 VIN1 VIN2 OSC VIN3 VOUT1 VLCD1, VLCD2 OSC VOUT2 IOUT1 S1 to S87, COM1 to COM4, P1 to P8 S1 to S87 Output current IOUT2 COM1 to COM4 Allowable power dissipation IOUT3 Pd max Ta = 85°C Operating temperature Topr –40 to +85 C Storage temperature Tstg –55 to +125 C Input voltage Output voltage –0.3 to VDD +0.3 V –0.3 to VLCD +0.3 –0.3 to VDD +0.3 –0.3 to VLCD +0.3 V 300 A 3 mA P1 to P8 5 mA 200 mW Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. Allowable Operating Ranges at Ta = 40 to +85C, VSS = 0V Ratings Parameter Symbol Conditions Unit min typ max VDD VDD 2.7 6.0 VLCD VLCD 2.7 6.0 VLCD1 VLCD1 2/3VLCD VLCD VLCD2 VLCD2 1/3VLCD VLCD Input high-level voltage VIH CE, CL, DI, INH 0.8VDD 6.0 V Input low-level voltage VIL CE, CL, DI, INH 0 0.2VDD V Recommended external ROSC OSC COSC OSC Guaranteed oscillation range fOSC OSC Data setup time tds CL, DI : Figure 2 160 ns Data hold time tdh CL, DI : Figure 2 160 ns CE wait time tcp CE, CL : Figure 2 160 ns CE setup time tcs CE, CL : Figure 2 160 ns CE hold time tch CE, CL : Figure 2 160 ns High-level clock pulse width tH CL : Figure 2 160 ns Low-level clock pulse width tL CL : Figure 2 160 ns Rise time tr CE, CL, DI : Figure 2 160 Fall time tf CE, CL, DI : Figure 2 160 INH switching time tc INH, CE : Figure 3 Supply voltage Input voltage V resistance Recommended external capacitance 19 10 V 39 k 1000 pF 38 76 kHz ns ns s No.7159-2/26 LC75813E, 75813T Electrical Characteristics for the Allowable Operating Ranges Parameter Symbol Conditions Hysteresis VH CE, CL, DI, INH Input high level current IIH CE, CL, DI, INH: VI = 6.0 V IIL CE, CL, DI, INH: VI = 0 V Input low level current Output high level voltage Output low level voltage Output middle level voltage*1 Oscillator frequency Current drain Ratings min typ Unit max 0.1 VDD VOH1 S1 to S87: IO = –20 µA V 5.0 –5.0 µA µA VLCD – 0.9 VOH2 COM1 to COM4: IO = –100 µA VLCD – 0.9 VOH3 P1 to P8: IO = –1 mA VLCD – 0.9 V VOL1 S1 to S87: IO = 20 µA 0.9 VOL2 COM1 to COM4: IO = 100 µA 0.9 VOL3 P1 to P8: IO = 1 mA 0.9 VMID1 COM1 to COM4: 1/2 bias, IO = ±100 µA 1/2 VLCD – 0.9 1/2 VLCD + 0.9 VMID2 S1 to S87: 1/3 bias, IO = ±20 µA 2/3 VLCD – 0.9 2/3 VLCD + 0.9 VMID3 S1 to S87: 1/3 bias, IO = ±20 µA 1/3 VLCD – 0.9 1/3 VLCD + 0.9 VMID4 COM1 to COM4: 1/3 bias, IO = ±100 µA 2/3 VLCD – 0.9 2/3 VLCD + 0.9 VMID5 COM1 to COM4: 1/3 bias, IO = ±100 µA 1/3 VLCD – 0.9 1/3 VLCD + 0.9 fOSC OSC: ROSC = 39 kΩ, COSC = 1000 pF IDD1 VDD: Power-saving mode 30.4 38 45.6 V V kHz 5 IDD2 VDD: VDD = 6.0 V, output open, fOSC = 38 kHz ILCD1 VLCD: Power-saving mode ILCD2 ILCD3 250 500 VLCD: VLCD = 6.0 V, output open, 1/2 bias, fOSC = 38 kHz 200 400 VLCD: VLCD = 6.0 V, output open, 1/3 bias, fOSC = 38 kHz 120 240 5 µA Note: *1 Excluding the bias voltage generation divider resistors built in the VLCD1 and VLCD2. (See Figure 1.) VLCD VLCD1 To the common segument drivers VLCD2 Except these resistors VSS Figure 1 No. 7159-3/26 LC75813E, 75813T 1. When CL is stopped at the low level VIH CE VIL tøH CL tøL VIH 50% VIL tr DI tf tcp tcs tch VIH VIL tds tdh 2. When CL is stopped at the high level VIH CE VIL tøL tøH VIH 50% VIL CL tf tr tcp tcs tch VIH VIL DI tds tdh Figure 2 COMMON DRIVER SEGMENT DRIVER S1/P1 S2/P2 S8/P8 S9 S86 S85 COM1 COM2 COM3 COM4/S87 Block Diagram & LATCH INH OSC CLOCK GENERATOR SHIFT REGISTER VDD VLCD VLCD1 ADDRESS DETECTOR VLCD2 CE CL DI VSS No. 7159-4/26 LC75813E, 75813T Pin Functions Pin No. Symbol LC75813E Function S1/P1 to S8/P8 3 to 10 1 to 8 S9 to S86 11 to 88 9 to 86 COM1 to COM3 COM4/S87 92 to 90 90 to 88 89 Active I/O Handling when unused — O Open — O Open VDD LC75813T 87 Segment outputs for displaying the display data transferred by serial data input. The pins S1/P1 to S8/P8 can be used as general-purpose output ports when so set up by the control data. Common driver outputs. The frame frequency is fO Hz. The COM4/S87 pin can be used as a segment output in 1/3 duty. Oscillator connection. OSC 98 96 An oscillator circuit is formed by connecting an external resistor and capacitor to this pin. — I/O CE 100 98 Serial data transfer inputs. These pins are connected to the control microprocessor. H I CL 1 99 DI 2 100 CE: Chip enable CL: Synchronization clock DI: Transfer data GND I — I L I GND Display off control input 99 INH 97 • INH = low (VSS) ....Off S1/P1 to S8/P8 = low (VSS) (These pins are forcibly set to the segment output port function and fixed at the VSS level.) S9 to S86 = low (VSS) COM1 to COM3 = low (VSS) COM4/S87 = low (VSS) • INH = high (VDD) ..On Note that serial data transfers can be performed when the display is forced off by this pin. VLCD1 95 93 Used to apply the LCD drive 2/3 bias voltage externally. This pin must be connected to VLCD2 when 1/2 bias drive is used. — I Open VLCD2 96 94 Used to apply the LCD drive 1/3 bias voltage externally. This pin must be connected to VLCD1 when 1/2 bias drive is used. — I Open VDD 93 91 Logic block power supply. Provide a voltage in the range 2.7 to 6.0 V. — — — VLCD 94 92 LCD driver block power supply. Provide a voltage in the range 2.7 to 6.0 V. — — — VSS 97 95 Ground pin. Connect to ground. — — — S78 S77 S76 S75 S74 S73 S72 S71 S70 S69 S68 S67 S66 S65 S64 S63 S62 S61 S60 S59 S58 S57 S56 S55 S54 S53 S52 S51 S50 S49 S75 S74 S73 S72 S71 S70 S69 S68 S67 S66 S65 S64 S63 S62 S61 S60 S59 S58 S57 S56 S55 S54 S53 S52 S51 Pin Assignments 75 81 50 S79 S80 S81 S82 S83 S84 S85 S86 S87/COM4 COM3 COM2 COM1 VDD VLCD VLCD1 VLCD2 VSS OSC INH CE S48 S47 S46 S45 S44 S43 S42 S41 S40 S39 S38 S37 S36 S35 S34 S33 S32 S31 S30 S29 LC75813E (QFP100E) 100 31 30 CL DI P1/S1 P2/S2 P3/S3 P4/S4 P5/S5 P6/S6 P7/S7 P8/S8 S9 S10 S11 S12 S13 S14 S15 S16 S17 S18 S19 S20 S21 S22 S23 S24 S25 S26 S27 S28 1 51 76 51 50 S76 S77 S78 S79 S80 S81 S82 S83 S84 S85 S86 S87/COM4 COM3 COM2 COM1 VDD VLCD VLCD1 VLCD2 VSS OSC INH CE CL DI S50 S49 S48 S47 S46 S45 S44 S43 S42 S41 S40 S39 S38 S37 S36 S35 S34 S33 S32 S31 S30 S29 S28 S27 S26 LC75813T (TQFP100) 100 26 1 25 P1/S1 P2/S2 P3/S3 P4/S4 P5/S5 P6/S6 P7/S7 P8/S8 S9 S10 S11 S12 S13 S14 S15 S16 S17 S18 S19 S20 S21 S22 S23 S24 S25 80 Top view No. 7159-5/26 LC75813E, 75813T Serial Data Transfer Format 1. 1/3 duty ① When CL is stopped at the low level CE CL DI 0 0 0 0 0 0 1 0 B0 B1 B2 B3 A0 A1 A2 A3 D1 D2 CCB address 8 bits 0 0 0 0 0 0 Display data 87 bits 0 0 0 0 0 0 1 0 B0 B1 B2 B3 A0 A1 A2 A3 D88 D89 CCB address 8 bits D170 D171 D172 D173 D174 0 0 0 0 0 0 1 0 B1 B2 B3 A0 A1 A2 A3 D175 D176 0 D257 D258 D259 D260 D261 0 Display data 87 bits P0 P1 P2 P3 DR DT FC SC BU Control data 15 bits 0 0 0 0 0 Display data 87 bits B0 CCB address 8 bits D83 D84 D85 D86 D87 0 0 0 0 0 0 0 0 0 0 Fixed data 15 bits 0 DD 2 bits 0 0 0 0 0 0 Fixed data 15 bits 0 0 0 1 DD 2 bits 0 0 0 0 0 0 1 0 DD 2 bits Note: DD···Direction data. No. 7159-6/26 LC75813E, 75813T ② When CL is stopped at the high level CE CL DI 0 0 0 0 0 0 1 0 B0 B1 B2 B3 A0 A1 A2 A3 D1 D2 CCB address 8 bits 0 0 0 0 0 0 Display data 87 bits 0 0 0 0 0 0 1 0 B0 B1 B2 B3 A0 A1 A2 A3 D88 D89 CCB address 8 bits D170 D171 D172 D173 D174 0 0 0 0 0 0 0 1 0 B1 B2 B3 A0 A1 A2 A3 D175 D176 D257 D258 D259 D260 D261 0 Display data 87 bits P0 P1 P2 P3 DR DT FC SC BU Control data 15 bits 0 0 0 0 0 Display data 87 bits B0 CCB address 8 bits D83 D84 D85 D86 D87 0 0 0 0 0 0 0 0 0 0 0 DD 2 bits 0 0 0 0 0 0 Fixed data 15 bits 0 0 0 1 DD 2 bits 0 0 0 Fixed data 15 bits 0 0 0 1 0 DD 2 bits Note: DD···Direction data. • • • • • • • • CCB address......40H D1 to D261........Display data P0 to P3 .............Segment output port/general-purpose output port switching control data DR .....................1/2 bias drive or 1/3 bias drive switching control data DT .....................1/3 duty drive or 1/4 duty drive switching control data FC......................Common and segment output waveforms frame frequency setting control data SC......................Segments on/off control data BU .....................Normal mode/power-saving mode control data No. 7159-7/26 LC75813E, 75813T 2. 1/4 duty ① When CL is stopped at the low level CE CL DI 0 0 0 0 0 0 1 0 B0 B1 B2 B3 A0 A1 A2 A3 D1 D2 CCB address 8 bits 0 0 0 0 0 Display data 88 bits 0 0 0 0 0 0 1 0 B0 B1 B2 B3 A0 A1 A2 A3 D89 D90 CCB address 8 bits P0 0 0 0 0 0 0 1 0 B1 B2 B3 A0 A1 A2 A3 CCB address 8 bits D177 D178 D171 D172 D173 D174 D175 D176 0 D259 D260 0 0 0 0 0 0 0 0 0 0 1 0 B1 B2 B3 A0 A1 A2 A3 D261 D262 D343 D344 0 Display data 84 bits P2 P3 DR DT FC SC BU 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Fixed data 18 bits 0 0 1 DD 2 bits 0 0 0 0 0 Fixed data 18 bits 0 0 DD 2 bits Fixed data 14 bits Display data 84 bits B0 P1 Control data 14 bits Display data 88 bits B0 CCB address 8 bits D83 D84 D85 D86 D87 D88 1 0 DD 2 bits 0 0 0 0 0 0 0 1 1 DD 2 bits Note: DD···Direction data. No. 7159--8/26 LC75813E, 75813T ② When CL is stopped at the high level CE CL DI 0 0 0 0 0 0 1 0 B0 B1 B2 B3 A0 A1 A2 A3 D1 D2 CCB address 8 bits 0 0 0 0 0 Display data 88 bits 0 0 0 0 0 0 1 0 B0 B1 B2 B3 A0 A1 A2 A3 D89 D90 CCB address 8 bits P0 0 0 0 0 0 0 1 0 B1 B2 B3 A0 A1 A2 A3 CCB address 8 bits D177 D178 D171 D172 D173 D174 D175 D176 0 D259 D260 0 0 0 0 0 0 0 0 0 0 1 0 B1 B2 B3 A0 A1 A2 A3 D261 D262 D343 D344 0 Display data 84 bits P2 P3 DR DT FC SC BU 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 DD 2 bits 0 0 0 0 0 Fixed data 18 bits 0 0 DD 2 bits Fixed data 14 bits Display data 84 bits B0 P1 Control data 14 bits Display data 88 bits B0 CCB address 8 bits D83 D84 D85 D86 D87 D88 1 0 DD 2 bits 0 0 0 0 Fixed data 18 bits 0 0 0 1 1 DD 2 bits Note: DD···Direction data. • • • • • • • • CCB address......40H D1 to D344........Display data P0 to P3 .............Segment output port/general-purpose output port switching control data DR .....................1/2 bias drive or 1/3 bias drive switching control data DT .....................1/3 duty drive or 1/4 duty drive switching control data FC......................Common and segment output waveforms frame frequency setting control data SC......................Segments on/off control data BU .....................Normal mode/power-saving mode control data No. 7159--9/26 LC75813E, 75813T Serial Data Transfer Example 1. 1/3 duty ① When 175 or more segments are used All 312 bits of serial data must be sent. 8 bits 104 bits 0 0 B0 B1 0 B2 0 0 B3 A0 0 A1 1 0 A2 A3 D1 D2 D83 D84 D85 D86 D87 0 0 0 0 0 0 P0 P1 P2 P3 DR DT FC SC BU 0 0 0 0 B0 B1 0 B2 0 0 B3 A0 0 A1 1 0 A2 A3 D88 D89 D170 D171 D172 D173 D174 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 D175 D176 D257 D258 D259 D260 D261 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 B0 B1 0 B2 B3 A0 A1 A2 A3 0 ② When fewer than 175 segments are used Either 104 or 208 bits of serial data may be sent, depending on the number of segments used. However, the serial data shown below (the D1 to D87 display data and the control data) must be sent. 8 bits 104 bits 0 0 0 0 0 0 1 0 B0 B1 B2 B3 A0 A1 A2 A3 D1 D2 D83 D84 D85 D86 D87 0 0 0 0 0 0 P0 P1 P2 P3 DR DT FC SC BU 0 0 2. 1/4 duty ① When 261 or more segments are used All 416 bits of serial data must be sent. 8 bits 104 bits 0 0 B0 B1 0 B2 0 0 B3 A0 0 A1 1 0 A2 A3 D1 D2 D83 D84 D85 D86 D87 D88 0 0 0 0 0 P0 P1 P2 P3 DR DT FC SC BU 0 0 0 0 B0 B1 0 B2 0 0 B3 A0 0 A1 1 0 A2 A3 D89 D90 D171 D172 D173 D174 D175 D176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 B0 B1 0 B2 0 0 B3 A0 0 A1 1 0 A2 A3 D177 D178 D259 D260 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 B0 B1 0 B2 0 0 B3 A0 0 A1 1 0 A2 A3 D261 D262 D343 D344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 ② When fewer than 261 segments are used Either 104, 208 or 312 bits of serial data may be sent, depending on the number of segments used. However, the serial data shown below (the D1 to D88 display data and the control data) must be sent. 8 bits 0 0 0 0 0 0 1 0 B0 B1 B2 B3 A0 A1 A2 A3 104 bits D1 D2 D83 D84 D85 D86 D87 D88 0 0 0 0 0 P0 P1 P2 P3 DR DT FC SC BU 0 0 No. 7159-10/26 LC75813E, 75813T Control Data Functions 1. P0 to P3: Segment output port/general-purpose output port switching control data. These control data bits switch the S1/P1 to S8/P8 output pins between their segment output port and general-purpose output port functions. Control data Output pin state P0 P1 P2 P3 S1/P1 S2/P2 S3/P3 S4/P4 S5/P5 S6/P6 S7/P7 S8/P8 0 0 0 0 S1 S2 S3 S4 S5 S6 S7 S8 0 0 0 1 P1 S2 S3 S4 S5 S6 S7 S8 0 0 1 0 P1 P2 S3 S4 S5 S6 S7 S8 0 0 1 1 P1 P2 P3 S4 S5 S6 S7 S8 0 1 0 0 P1 P2 P3 P4 S5 S6 S7 S8 0 1 0 1 P1 P2 P3 P4 P5 S6 S7 S8 0 1 1 0 P1 P2 P3 P4 P5 P6 S7 S8 0 1 1 1 P1 P2 P3 P4 P5 P6 P7 S8 1 0 0 0 P1 P2 P3 P4 P5 P6 P7 P8 Note: Sn (n = 1 to 8): Segment output ports Pn (n = 1 to 8): General-purpose output ports Also note that when the general-purpose output port function is selected, the output pins and the display data will have the correspondences listed in the tables below. Output pin Corresponding display data 1/3 duty 1/4 duty S1/P1 D1 D1 S2/P2 D4 D5 S3/P3 D7 D9 S4/P4 D10 D13 S5/P5 D13 D17 S6/P6 D16 D21 S7/P7 D19 D25 S8/P8 D22 D29 For example, when 1/4 duty drive scheme is used, if the general-purpose output port function is selected for the S4/P4 output pin, that output pin will output a high level (VLCD) when the display data D13 is 1, and a low level (VSS) when the D13 is 0. 2. DR: 1/2 bias drive or 1/3 bias drive switching control data This control data bit selects either 1/2 bias drive or 1/3 bias drive. DR Bias drive scheme 0 1/3 bias drive 1 1/2 bias drive 3. DT: 1/3 duty drive or 1/4 duty drive switching control data This control data bit selects either 1/3 duty drive or 1/4 duty drive. DT Duty drive scheme Output pin state (COM4/S87) 0 1/4 duty drive COM4 1 1/3 duty drive S87 Note: COM4: common output S87: segment output No. 7159--11/26 LC75813E, 75813T 4. FC: Common and segment output waveforms frame frequency setting control data This control data bit sets the frame frequency for common and segment output waveforms. FC Frame frequency f0 [Hz] 0 fosc ——— 384 1 fosc ——— 192 5. SC: Segments on/off control data This control data bit controls the on/off state of the segments. SC Display state 0 On 1 Off However, note that when the segments are turned off by setting SC to 1, the segments are turned off by outputting segment off waveforms from the segment output pins. 6. BU: Normal mode/power-saving mode control data This control data bit selects either normal mode or power-saving mode. BU 0 1 Mode Normal mode Power saving mode (The OSC pin oscillator is stopped, and the common and segment output pins go to the VSS level. However, the S1/P1 to S8/P8 output pins that are set to be general-purpose output ports by the control data P0 to P3 can be used as general-purpose output ports.) No. 7159-12/26 LC75813E, 75813T Display Data to Segment Output Pin Correspondence 1. 1/3 duty Segment Output pin COM1 COM2 COM3 Segment Output pin COM1 COM2 COM3 Segment Output pin COM1 COM2 COM3 S1/P1 D1 D2 D3 S30 D88 D89 D90 S59 D175 D176 D177 S2/P2 D4 D5 D6 S31 D91 D92 D93 S60 D178 D179 D180 S3/P3 D7 D8 D9 S32 D94 D95 D96 S61 D181 D182 D183 S4/P4 D10 D11 D12 S33 D97 D98 D99 S62 D184 D185 D186 S5/P5 D13 D14 D15 S34 D100 D101 D102 S63 D187 D188 D189 S6/P6 D16 D17 D18 S35 D103 D104 D105 S64 D190 D191 D192 S7/P7 D19 D20 D21 S36 D106 D107 D108 S65 D193 D194 D195 S8/P8 D22 D23 D24 S37 D109 D110 D111 S66 D196 D197 D198 S9 D25 D26 D27 S38 D112 D113 D114 S67 D199 D200 D201 S10 D28 D29 D30 S39 D115 D116 D117 S68 D202 D203 D204 S11 D31 D32 D33 S40 D118 D119 D120 S69 D205 D206 D207 S12 D34 D35 D36 S41 D121 D122 D123 S70 D208 D209 D210 S13 D37 D38 D39 S42 D124 D125 D126 S71 D211 D212 D213 S14 D40 D41 D42 S43 D127 D128 D129 S72 D214 D215 D216 S15 D43 D44 D45 S44 D130 D131 D132 S73 D217 D218 D219 S16 D46 D47 D48 S45 D133 D134 D135 S74 D220 D221 D222 S17 D49 D50 D51 S46 D136 D137 D138 S75 D223 D224 D225 S18 D52 D53 D54 S47 D139 D140 D141 S76 D226 D227 D228 S19 D55 D56 D57 S48 D142 D143 D144 S77 D229 D230 D231 S20 D58 D59 D60 S49 D145 D146 D147 S78 D232 D233 D234 D237 S21 D61 D62 D63 S50 D148 D149 D150 S79 D235 D236 S22 D64 D65 D66 S51 D151 D152 D153 S80 D238 D239 D240 S23 D67 D68 D69 S52 D154 D155 D156 S81 D241 D242 D243 S24 D70 D71 D72 S53 D157 D158 D159 S82 D244 D245 D246 S25 D73 D74 D75 S54 D160 D161 D162 S83 D247 D248 D249 S26 D76 D77 D78 S55 D163 D164 D165 S84 D250 D251 D252 S27 D79 D80 D81 S56 D166 D167 D168 S85 D253 D254 D255 S28 D82 D83 D84 S57 D169 D170 D171 S86 D256 D257 D258 S29 D85 D86 D87 S58 D172 D173 D174 COM4/S87 D259 D260 D261 Note: This applies to the case where the S1/P1 to S8/P8, and COM4/S87 output pins are set to be segment output ports. For example, the table below lists the segment output states for the S11 output pin. Display data Segment output pin (S11) state D31 D32 D33 0 0 0 The LCD segments corresponding to COM1, COM2, and COM3 are off. 0 0 1 The LCD segment corresponding to COM3 is on. 0 1 0 The LCD segment corresponding to COM2 is on. 0 1 1 The LCD segments corresponding to COM2 and COM3 are on. 1 0 0 The LCD segment corresponding to COM1 is on. 1 0 1 The LCD segments corresponding to COM1 and COM3 are on. 1 1 0 The LCD segments corresponding to COM1 and COM2 are on. 1 1 1 The LCD segments corresponding to COM1, COM2, and COM3 are on. No. 7159-13/26 LC75813E, 75813T 2. 1/4 duty Segment Output pin COM3 COM4 Segment Output pin COM1 COM2 S1/P1 D1 D2 D3 D4 S44 D173 D174 D175 D176 S2/P2 D5 D6 D7 D8 S45 D177 D178 D179 D180 COM1 COM2 COM3 COM4 S3/P3 D9 D10 D11 D12 S46 D181 D182 D183 D184 S4/P4 D13 D14 D15 D16 S47 D185 D186 D187 D188 S5/P5 D17 D18 D19 D20 S48 D189 D190 D191 D192 S6/P6 D21 D22 D23 D24 S49 D193 D194 D195 D196 S7/P7 D25 D26 D27 D28 S50 D197 D198 D199 D200 S8/P8 D29 D30 D31 D32 S51 D201 D202 D203 D204 S9 D33 D34 D35 D36 S52 D205 D206 D207 D208 S10 D37 D38 D39 D40 S53 D209 D210 D211 D212 S11 D41 D42 D43 D44 S54 D213 D214 D215 D216 S12 D45 D46 D47 D48 S55 D217 D218 D219 D220 S13 D49 D50 D51 D52 S56 D221 D222 D223 D224 S14 D53 D54 D55 D56 S57 D225 D226 D227 D228 S15 D57 D58 D59 D60 S58 D229 D230 D231 D232 S16 D61 D62 D63 D64 S59 D233 D234 D235 D236 S17 D65 D66 D67 D68 S60 D237 D238 D239 D240 S18 D69 D70 D71 D72 S61 D241 D242 D243 D244 S19 D73 D74 D75 D76 S62 D245 D246 D247 D248 S20 D77 D78 D79 D80 S63 D249 D250 D251 D252 S21 D81 D82 D83 D84 S64 D253 D254 D255 D256 S22 D85 D86 D87 D88 S65 D257 D258 D259 D260 S23 D89 D90 D91 D92 S66 D261 D262 D263 D264 S24 D93 D94 D95 D96 S67 D265 D266 S267 D268 S25 D97 D98 D99 D100 S68 D269 D270 D271 D272 S26 D101 D102 D103 D104 S69 D273 D274 D275 D276 S27 D105 D106 D107 D108 S70 D277 D278 D279 D280 S28 D109 D110 D111 D112 S71 D281 D282 D283 D284 S29 D113 D114 D115 D116 S72 D285 D286 D287 D288 S30 D117 D118 D119 D120 S73 D289 D290 D291 D292 S31 D121 D122 D123 D124 S74 D293 D294 D295 D296 S32 D125 D126 D127 D128 S75 D297 D298 D299 D300 S33 D129 D130 D131 D132 S76 D301 D302 D303 D304 S34 D133 D134 D135 D136 S77 D305 D306 D307 D308 S35 D137 D138 D139 D140 S78 D309 D310 D311 D312 S36 D141 D142 D143 D144 S79 D313 D314 D315 D316 S37 D145 D146 D147 D148 S80 D317 D318 D319 D320 S38 D149 D150 D151 D152 S81 D321 D322 D323 D324 S39 D153 D154 D155 D156 S82 D325 D326 D327 D328 S40 D157 D158 D159 D160 S83 D329 D330 D331 D332 S41 D161 D162 D163 D164 S84 D333 D334 D335 D336 S42 D165 D166 D167 D168 S85 D337 D338 D339 D340 S43 D169 D170 D171 D172 S86 D341 D342 D343 D344 Note: This applies to the case where the S1/P1 to S8/P8 output pins are set to be segment output ports. No. 7159--14/26 LC75813E, 75813T For example, the table below lists the segment output states for the S11 output pin. Display data Segment output pin (S11) state D41 D42 D43 D44 0 0 0 0 The LCD segments corresponding to COM1, COM2, COM3, and COM4 are off. 0 0 0 1 The LCD segment corresponding to COM4 is on. 0 0 1 0 The LCD segment corresponding to COM3 is on. 0 0 1 1 The LCD segments corresponding to COM3 and COM4 are on. 0 1 0 0 The LCD segment corresponding to COM2 is on. 0 1 0 1 The LCD segments corresponding to COM2 and COM4 are on. 0 1 1 0 The LCD segments corresponding to COM2 and COM3 are on. 0 1 1 1 The LCD segments corresponding to COM2, COM3, and COM4 are on. 1 0 0 0 The LCD segment corresponding to COM1 is on. 1 0 0 1 The LCD segments corresponding to COM1 and COM4 are on. 1 0 1 0 The LCD segments corresponding to COM1 and COM3 are on. 1 0 1 1 The LCD segments corresponding to COM1, COM3, and COM4 are on. 1 1 0 0 The LCD segments corresponding to COM1 and COM2 are on. 1 1 0 1 The LCD segments corresponding to COM1, COM2, and COM4 are on. 1 1 1 0 The LCD segments corresponding to COM1, COM2, and COM3 are on. 1 1 1 1 The LCD segments corresponding to COM1, COM2, COM3, and COM4 are on. No. 7159--15/26 LC75813E, 75813T 1/3 Duty, 1/2 Bias Drive Technique fo[Hz] COM1 VLCD VLCD1, VLCD2 0V COM2 VLCD VLCD1, VLCD2 0V COM3 VLCD VLCD1, VLCD2 0V LCD driver output when all LCD segments corresponding to COM1, COM2, and COM3 are turned off. VLCD VLCD1, VLCD2 0V LCD driver output when only LCD segments corresponding to COM1 are on. VLCD VLCD1, VLCD2 0V LCD driver output when only LCD segments corresponding to COM2 are on. VLCD VLCD1, VLCD2 0V LCD driver output when LCD segments corresponding to COM1 and COM2 are on. VLCD VLCD1, VLCD2 0V LCD driver output when only LCD segments corresponding to COM3 are on. VLCD VLCD1, VLCD2 0V LCD driver output when LCD segments corresponding to COM1 and COM3 are on. VLCD VLCD1, VLCD2 0V LCD driver output when LCD segments corresponding to COM2 and COM3 are on. VLCD VLCD1, VLCD2 0V LCD driver output when all LCD segments corresponding to COM1, COM2, and COM3 are on. VLCD VLCD1, VLCD2 0V When the control data FC = 0 : f0 = When the control data FC = 1 : f0 = fosc 384 fosc 192 1/3 Duty, 1/2 Bias Waveforms No. 7159-16/26 LC75813E, 75813T 1/3 Duty, 1/3 Bias Drive Technique fo[Hz] COM1 VLCD VLCD1 VLCD2 0V COM2 VLCD VLCD1 VLCD2 0V COM3 VLCD VLCD1 VLCD2 0V LCD driver output when all LCD segments corresponding to COM1, COM2, and COM3 are turned off. VLCD VLCD1 VLCD2 0V LCD driver output when only LCD segments corresponding to COM1 are on. VLCD VLCD1 VLCD2 0V LCD driver output when only LCD segments corresponding to COM2 are on. VLCD VLCD1 VLCD2 0V LCD driver output when LCD segments corresponding to COM1 and COM2 are on. VLCD VLCD1 VLCD2 0V LCD driver output when only LCD segments corresponding to COM3 are on. VLCD VLCD1 VLCD2 0V LCD driver output when LCD segments corresponding to COM1 and COM3 are on. VLCD VLCD1 VLCD2 0V LCD driver output when LCD segments corresponding to COM2 and COM3 are on. VLCD VLCD1 VLCD2 0V LCD driver output when all LCD segments corresponding to COM1, COM2, and COM3 are on. VLCD VLCD1 VLCD2 0V When the control data FC = 0 : f0 = When the control data FC = 1 : f0 = fosc 384 fosc 192 1/3 Duty, 1/3 Bias Waveforms No. 7159-17/26 LC75813E, 75813T 1/4 Duty, 1/2 Bias Drive Technique fo[Hz] COM1 VLCD VLCD1, VLCD2 0V COM2 VLCD VLCD1, VLCD2 0V COM3 VLCD VLCD1, VLCD2 0V COM4 VLCD VLCD1, VLCD2 0V LCD driver output when all LCD segments corresponding to COM1, COM2, COM3, and COM4 are turned off. VLCD VLCD1, VLCD2 0V LCD driver output when only LCD segments corresponding to COM1 are on. VLCD VLCD1, VLCD2 0V LCD driver output when only LCD segments corresponding to COM2 are on. VLCD VLCD1, VLCD2 0V LCD driver output when LCD segments corresponding to COM1 and COM2 are on. VLCD VLCD1, VLCD2 0V LCD driver output when only LCD segments corresponding to COM3 are on. VLCD VLCD1, VLCD2 0V LCD driver output when LCD segments corresponding to COM1 and COM3 are on. VLCD VLCD1, VLCD2 0V LCD driver output when LCD segments corresponding to COM2 and COM3 are on. VLCD VLCD1, VLCD2 0V LCD driver output when LCD segments corresponding to COM1, COM2, and COM3 are on. VLCD VLCD1, VLCD2 0V LCD driver output when only LCD segments corresponding to COM4 are on. VLCD VLCD1, VLCD2 0V LCD driver output when LCD segments corresponding to COM2 and COM4 are on. VLCD VLCD1, VLCD2 0V LCD driver output when all LCD segments corresponding to COM1, COM2, COM3, and COM4 are on. VLCD VLCD1, VLCD2 0V When the control data FC = 0 : f0 = When the control data FC = 1 : f0 = fosc 384 fosc 192 1/4 Duty, 1/2 Bias Waveforms No. 7159--18/26 LC75813E, 75813T 1/4 Duty, 1/3 Bias Drive Technique fo[Hz] VLCD VLCD1 VLCD2 0V VLCD VLCD1 VLCD2 0V VLCD VLCD1 VLCD2 0V VLCD VLCD1 VLCD2 0V VLCD VLCD1 VLCD2 0V VLCD VLCD1 VLCD2 0V VLCD VLCD1 VLCD2 0V VLCD VLCD1 VLCD2 0V VLCD VLCD1 VLCD2 0V VLCD VLCD1 VLCD2 0V VLCD VLCD1 VLCD2 0V VLCD VLCD1 VLCD2 0V VLCD VLCD1 VLCD2 0V VLCD VLCD1 VLCD2 0V VLCD VLCD1 VLCD2 0V COM1 COM2 COM3 COM4 LCD driver output when all LCD segments corresponding to COM1, COM2, COM3, and COM4 are turned off. LCD driver output when only LCD segments corresponding to COM1 are on. LCD driver output when only LCD segments corresponding to COM2 are on. LCD driver output when LCD segments corresponding to COM1 and COM2 are on. LCD driver output when only LCD segments corresponding to COM3 are on. LCD driver output when LCD segments corresponding to COM1 and COM3 are on. LCD driver output when LCD segments corresponding to COM2 and COM3 are on. LCD driver output when LCD segments corresponding to COM1, COM2, and COM3 are on. LCD driver output when only LCD segments corresponding to COM4 are on. LCD driver output when LCD segments corresponding to COM2 and COM4 are on. LCD driver output when all LCD segments corresponding to COM1, COM2, COM3, and COM4 are on. When the control data FC = 0 : f0 = When the control data FC = 1 : f0 = fosc 384 fosc 192 1/4 Duty, 1/3 Bias Waveforms No. 7159--19/26 LC75813E, 75813T The INH pin and Display Control Since the IC internal data (1/3 duty: the display data D1 to D261 and the control data, 1/4 duty: the display data D1 to D344 and the control data) is undefined when power is first applied, applications should set the INH pin low at the same time as power is applied to turn off the display (This sets the S1/P1 to S8/P8, S9 to S86, COM1 to COM3, and COM4/S87 to the VSS level.) and during this period send serial data from the controller. The controller should then set the INH pin high after the data transfer has completed. This procedure prevents meaningless displays at power on. (See Figures 3 and 4.) Notes on the Power On/Off Sequences Applications should observe the following sequences when turning the LC75813E and LC75813T power on and off. • At power on: Logic block power supply (VDD) on → LCD driver block power supply (VLCD) on • At power off: LCD driver block power supply (VLCD) off → Logic block power supply (VDD) off However, if the logic and LCD driver block use a shared power supply, then the power supplies can be turned on and off at the same time. 1. 1/3 duty t2 t1 t3 VDD VLCD INH VIL tc CE VIL Display and control data transfer D1 to D87 Internal data P0 to P3 DR, DT, FC, SC, BU Undefined Defined Undefined Internal data (D88 to D174) Undefined Defined Undefined Internal data (D175 to D261) Undefined Defined Undefined Notes: t1 ≥ 0 t2 > 0 t3 ≥ 0 (t2 > t3) tc .......10µs min. Figure 3 No. 7159-20/26 LC75813E, 75813T 2. 1/4 duty t2 t1 t3 VDD VLCD INH VIL tc CE VIL Display and control data transfer D1 to D88 Internal data P0 to P3 DR, DT, FC, SC, BU Undefined Defined Undefined Internal data (D89 to D176) Undefined Defined Undefined Internal data (D177 to D260) Undefined Defined Undefined Internal data (D261 to D344) Undefined Defined Undefined Notes: t1 ≥ 0 t2 > 0 t3 ≥ 0 (t2 > t3) tc .......10µs min. Figure 4 Notes on Controller Transfer of Display Data Since the LC75813E and LC75813T accept the display data (D1 to D261) divided into three separate transfer operations when using 1/3 duty drive scheme and the data (D1 to D344) divided into four separate transfer operations when 1/4 duty drive, we recommend that applications transfer all of the display data within a period of less than 30 ms to prevent observable degradation of display quality. No. 7159--21/26 LC75813E, 75813T Sample Application Circuit 1 1/3 Duty, 1/2 Bias (for use with normal panels) (P1) *2 (P2) General-purpose output ports (P8) Used for functions such as backlight control OSC VDD COM1 COM2 COM3 P1/S1 P2/S2 VSS LCD panel (up to 261 segments) +3 V VLCD +5 V VLCD1 P8/S8 S9 VLCD2 C C ≥ 0.047µF INH CE CL From the controller S85 S86 DI COM4/S87 Note: *2 When a capacitor except the recommended external capacitance (Cosc = 1000 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200 pF. Sample Application Circuit 2 1/3 Duty, 1/2 Bias (for use with large panels) (P1) *2 (P2) General-purpose output ports (P8) Used for functions such as backlight control VDD COM1 COM2 VSS COM3 P1/S1 P2/S2 VLCD +5 V R VLCD1 P8/S8 10 kΩ ≥ R ≥ 1 kΩ C ≥ 0.047 µF From the controller VLCD2 C R INH CE CL DI S9 LCD panel (up to 261 segments) OSC +3 V S85 S86 COM4/S87 Note: *2 When a capacitor except the recommended external capacitance (Cosc = 1000 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200 pF. No. 7159-22/26 LC75813E, 75813T Sample Application Circuit 3 1/3 Duty, 1/3 Bias (for use with nornal panels) (P1) *2 (P2) General-purpose output ports (P8) Used for functions such as backlight control VDD COM1 COM2 VSS COM3 P1/S1 P2/S2 LCD panel (up to 261 segments) OSC +3V VLCD +5 V VLCD1 P8/S8 S9 VLCD2 C ≥ 0.047 µF C C INH CE From the controller S85 CL DI S86 COM4/S87 Note: *2 When a capacitor except the recommended external capacitance (Cosc = 1000 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200 pF. Sample Application Circuit 4 1/3 Duty, 1/3 Bias (for use with large panels) (P1) *2 (P2) General-purpose output ports (P8) Used for functions such as backlight control VSS COM1 COM2 COM3 P1/S1 P2/S2 VLCD +5 V R VLCD1 R 10 kΩ ≥ R ≥ 1 kΩ C ≥ 0.047 µF From the controller P8/S8 VLCD2 C C S9 R INH CE CL DI LCD panel (up to 261 segments) OSC VDD +3 V S85 S86 COM4/S87 Note: *2 When a capacitor except the recommended external capacitance (Cosc = 1000 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200 pF. No. 7159-23/26 LC75813E, 75813T Sample Application Circuit 5 1/4 Duty, 1/2 Bias (for use with normal panels) (P1) *2 (P2) General-purpose output ports (P8) Used for functions such as backlight control OSC VDD COM1 COM2 COM3 S87/COM4 P1/S1 P2/S2 VSS VLCD +5 V LCD panel (up to 344 segments) +3 V VLCD1 P8/S8 S9 VLCD2 C C ≥ 0.047 µF INH CE From the controller S85 CL DI S86 Note: *2 When a capacitor except the recommended external capacitance (Cosc = 1000 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200 pF. Sample Application Circuit 6 1/4 Duty, 1/2 Bias (for use with large panels) (P1) *2 (P2) General-purpose output ports (P8) Used for functions such as backlight control R From the controller COM1 VSS COM2 COM3 S87/COM4 VLCD +5 V 10 kΩ ≥ R ≥ 1 kΩ C ≥ 0.047 µF VDD VLCD1 VLCD2 C P1/S1 P2/S2 R INH CE CL DI P8/S8 S9 LCD panel (up to 344 segments) OSC +3 V S85 S86 Note: *2 When a capacitor except the recommended external capacitance (Cosc = 1000 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200 pF. No. 7159--24/26 LC75813E, 75813T Sample Application Circuit 7 1/4 Duty, 1/3 Bias (for use with nornal panels) (P1) *2 (P2) General-purpose output ports (P8) Used for functions such as backlight control OSC COM1 COM2 COM3 VSS S87/COM4 P1/S1 P2/S2 VLCD +5 V LCD panel (up to 344 segments) VDD +3 V VLCD1 P8/S8 S9 VLCD2 C ≥ 0.047µF C C INH From the controller CE S85 CL DI S86 Note: *2 When a capacitor except the recommended external capacitance (Cosc = 1000 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200 pF. Sample Application Circuit 8 1/4 Duty, 1/3 Bias (for use with large panels) (P1) *2 (P2) General-purpose output ports (P8) Used for functions such as backlight control OSC VSS VLCD +5 V COM1 COM2 COM3 S87/COM4 P1/S1 P2/S2 R VLCD1 R 10 kΩ ≥ R ≥ 1 kΩ C ≥ 0.047 µF From the controller VLCD2 C C P8/S8 S9 R INH CE CL DI LCD panel (up to 344 segments) VDD +3 V S85 S86 Note: *2 When a capacitor except the recommended external capacitance (Cosc = 1000 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200 pF. No. 7159--25/26 LC75813E, 75813T ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PS No.7159-26/26