Ordering number : EN5974B LB1980H Monolithic Digital IC For VCR Capstan Motors http://onsemi.com 3-Phase Brushless Motor Driver Overview The LB1980JH is a 3-phase brushless motor driver that is particularly appropriate for VCR capstan motor drivers. Functions • 3-phase full-wave drive • Built-in torque ripple correction circuit (variable correction ratio) • Current limiter circuit • Upper and lower side output stage over-saturation prevention circuit that does not require external capacitors. • FG amplifier • Thermal shutdown circuit Specifications Absolute Maximum Ratings at Ta = 25°C Parameter Maximum supply voltage Symbol Conditions Ratings Unit VCC max 7 VS max 24 V Maximum output current IO max 1.3 A Allowable power dissipation Pd max 1.81 W Mounted on a board * Independent IC V 0.77 W Operating temperature Topr -20 to 75 °C Storage temperature Tstg -55 to +150 °C * Mounted on a 76.1mm×114.3mm×1.6mm, glass epoxy printed circuit board. Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. Semiconductor Components Industries, LLC, 2013 May, 2013 62707 MS IM / 80906 / 13006 MH IM / O3098RM (OT) No.5974-1/7 LB1980H Allowable Operating Ranges at Ta = 25°C Parameter Supply voltage Symbol Conditions Ratings Unit VS 5 to 22 VCC Hall input amplitude GSENSE pin input range VHALL VGSENSE Between the hall inputs With respect to the control system ground V 4.5 to 5.5 V ±30 to ±80 mVo-p -0.20 to +0.20 V Electrical Characteristics at Ta = 25°C, VCC = 5V,VS = 15V Parameter Symbol Ratings Conditions min VCC supply current ICC typ Unit max RL=∞, VCTL=0V, VLIM=0V (Quiescent) 12 18 mA VO sat1 IO=500mA, Rf=0.5Ω, Sink+Source VCTL=VLIM=5V(With saturation prevention) 2.1 2.6 V VO sat2 IO=1.0mA, Rf=0.5Ω, Sink+Source VCTL=VLIM=5V(With saturation prevention) 2.6 3.5 V 1.0 mA Outputs Output saturation voltage Output leakage current IO leak FR FR pin input threshold voltage FR pin input bias current VFSR 2.25 IB(FSR) -5.0 2.50 2.75 V mA Control CTLREF pin voltage CTLREF pin input range CTL pin input bias current VCREF 2.05 VCREFIN 1.50 IB(CTL) 2.15 With VCTL=5V and the CTLREF pin open 2.25 V 3.50 V 4.0 μA CTL pin control start voltage VCTL(ST) With Rf=0.5Ω, VLIM=5V, IO≥10mA, Hall input logic fixed (U, V, W=H, H, L) 2.00 2.15 2.30 V CTL pin control Gm Gm(CTL) With Rf=0.5Ω, ΔIO=200mA, Hall input logic fixed (U, V, W=H, H, L) 0.46 0.58 0.70 A/V Voff(LIM) With Rf=0.5Ω, VCTL=5V, IO≥10mA, Hall input logic fixed (U, V, W=H, H, L) 140 200 260 mV With VCTL=5V and the VCREF pin open -2.5 With Rf=0.5Ω, VCTL=5V, VLIM=2.06V Hall input logic fixed (U, V, W=H, H, L) 830 Current Limiter LIM current limit offset voltage LIM pin input bias current LIM pin current control level IB(LIM) ILIM μA 900 970 mA Hall Amplifier Hall amplifier input offset voltage Voff(HALL) +6 mA Hall amplifier input bias current IB(HALL) 1.0 3.0 μA VCM(HALL) 1.3 3.3 V Hall amplifier common-mode -6 input voltage range TRC Torque ripple correction ratio TRC ADJ pin voltage VADJ For the high and low peaks in the Rf waveform when IO=200mA. (Rf=0.5Ω, with the ADJ pin open) *1 9 2.37 2.50 % 2.63 V FG Amplifier FG amplifier input offset voltage Voff(FG) FG amplifier input bias current IB(FG) FG amplifier output saturation VO sat (FG) voltage FG amplifier voltage gain FG amplifier common-mode VG(FG) -8 +8 -100 nA Sink side, for the load provided by the internal pull-up resistor For the open loop state with f=10kHz VGM(FG) 41.5 mV 44.5 0.5 0.5 V 47.5 dB 4.0 V 0.325 V input voltage Saturation Saturation prevention circuit VO sat(DET) lower side voltage setting The voltages between each OUT and Rf pair when IO=10mA, Rf=0.5Ω, and VCTL=VLIM=5V 0.175 0.25 TSD TSD operating temperature Hysteresis width TSD Design target value *2 180 °C ΔTSD Design target value *2 20 °C Notes : *1. The torque ripple correction ratio is determined as follows from the Rf voltage waveform. *2. Parameters that are indicated as design target values in the conditions column are not tested. No.5974-2/7 LB1980H Vp Vb For each Hall logic setting Ground level Correction ratio = 25(Vp--Vb) 1005(%) Vp--Vb Package Dimensions unit : mm (typ) 3233B Pd max -- Ta Allowable power dissipation, Pd max -- W 2.0 HEAT SPREADER 15.2 (6.2) 0.65 7.9 10.5 15 (4.9) 28 1 14 0.8 0.25 2.0 0.3 (2.25) 0.1 2.7 1.6 1.2 0.108 Independent IC 0.8 0.77 0.46 0.4 Mounted on a 76.1mm×114.3mm×1.6 mm glass epoxy printed circuit board 0 -20 2.45max (0.8) 1.81 0 20 40 75 80 60 Ambient temperature, Ta -- °C 100 ILB01757 SANYO : HSOP28H(375mil) VIN- VIN+ UIN- UIN+ 21 20 19 18 17 16 15 8 9 10 11 12 13 14 CTLREF LIM FC 22 CTL VS 23 WIN+ ADJ 24 WIN- RF(PWR) 25 FGIN+ NC 26 VCC NC 27 FGIN- UOUT 28 FRAME GND VOUT Pin Assignment 3 4 5 6 7 NC NC RF(SENSE) GSENSE FR GND FGOUT 2 FRAME GND 1 WOUT LB1980H Top view No.5974-3/7 LB1980H Block Diagram FC 14 Output stage 22 VS UIN+ 15 Hall input synthesis block (linear matrix) + VIN+ 17 V VIN- 18 + WIN+ 19 Synthesized output logarithmic compression block U UIN- 16 Antilogarithm conversion and differential distribution Upper side saturation prevention control + gm W WIN- 20 + U 27 UOUT V 28 VOUT W 1 WOUT 24 Rf(PWR) 4 Rf(SENSE) + gm Differential distribution and torque ripple correction block CTL 11 + Drive distribution circuit and lower side saturation prevention circuit 23 ADJ Control amplifier + + CTLREF 12 + Feedback amplifier About 0.435VCC LIMREF 5 GSENSE LIM 13 FR 6 Forward / reverse selection FG amplifier TSD + 9 FGIN+ 10 FGOUT GND 7 VCC 21 8 FGIN- Reference voltage Bandgap 1.2V No.5974-4/7 LB1980H Pin Function Pin No. Pin Name 27 U phase output, Spark killer diodes are built-in. 28 UOUT VOUT 1 WOUT W phase output, Spark killer diodes are built-in. 4 5 V phase output, Spark killer diodes are built-in. Rf Output current detection. The control block current limiter operates using the resistor Rf connected between these (PWR) 22 VCC VS (SENSE) Rf Equivalent circuit Function 27 28 1 pins and ground. Also, the lower side saturation 150μA Lower side saturation prevention circuit input block VCC OUT prevention circuit and the torque ripple correction circuit 200Ω operate based on the voltages across this resistor. It is 30kΩ 10μA especially important to note that, since the saturation prevention level is set using this voltage, the lower side 200Ω saturation prevention circuit will become less effective in 4 Rf (SENSE) 24 the high current region if the value of Rf is lowered Rf (PWR) excessively. Also, the PWR and SENSE pins must be connected together. 22 VS 5 GSENSE Output block power supply Ground sensing. The influence of the common ground impedance on Rf can be excluded by connecting this pin to nearest ground for the Rf resistor side of the motor ground wiring that includes Rf. (This pin must not be left open.) 6 FR Forward / reverse selection. The voltage applied to this pin selects the motor direction (forward or reverse). VCC (Vth=2.5V at VCC=5V (typical)) 23 ADJ VCC VCC VCC 20μA Used for external adjustment of the torque ripple 200μA 10kΩ correction ratio. Apply a voltage externally with a low-impedance circuit to the ADJ pin to adjust the correction ratio. The correction ratio falls as the applied voltage is increased, and increases as the applied voltage FR ADJ 6 10kΩ 23 200Ω decreases. The torque ripple correction ratio can be 6kΩ 500Ω 6kΩ 1/2 VCC 10kΩ 10kΩ modified by factors in the range 0 to 2 times the ratio that applies when his pin is left open. (The pin voltage is set to about VCC / 2 internally, and the input impedance is about 5kΩ.) 7 GND Ground for all circuits other than the output transistors. The lowest potential of the output transistors is that of the Rf pin. 8 FGIN- Input used when the FG amplifier is used as an inverting VCC input. A feedback resistor must be connected between FGOUT and this pin. 9 FGIN+ Non-inverting input used when the FG amplifier is used as a differential input amplifier. No bias is applied internally. 5μA FGIN(−) FGIN(+) 9 8 300Ω 10 FGOUT FG amplifier output. There is an internal resistive load. VCC 300Ω VCC VCC 2kΩ FGOUT 10 300Ω 14 FC Speed control loop frequency characteristics correction. 10kΩ 14 FC Continued on next page. No.5974-5/7 LB1980H Continued from preceding page. Pin No. Pin Name 11 CTL Equivalent circuit Function Speed control input. The control implemented is fixed current drive controlled by current feedback from Rf. VCC Gm=0.58 / V (typical) when Rf=0.5W VCC CTL 12 CTLREF Control reference voltage. While this pin is set to about 11 0.43×VCC internally, this voltage can be modified by applying a voltage from a low-impedance circuit. VCC 10kΩ 12 CTLREF 200Ω LIM 7.5kΩ 13 (The input impedance is about 4.3kΩ). 13 LIM 200μA max 200Ω 200Ω 100μA Current limiter function control. The output current can be varied linearly by applying a voltage to this pin. The slope is 0.5A / V (typical) when Rf=0.5Ω. UIN+ UIN- U phase Hall element inputs. VIN+ VIN- V phase Hall element inputs. W phase Hall element inputs. 20 WIN+ WIN- 21 VCC 15 16 17 18 (+) input Logic high is defined as states where IN+>IN-. (--) input 15 17 19 16 18 20 200Ω Logic high is defined as states where IN+>IN-. 200Ω 100μA 19 Logic high is defined as states where IN+>IN-. Power supply for all internal blocks other than the output block. This voltage must be stabilized so that noise and ripple do not enter the IC. Truth Table and Control Functions Hall input Source → Sink Phase V → Phase W 1 Phase W → Phase V Phase U → Phase W 2 Phase W → Phase U Phase U → Phase V 3 Phase V → Phase U Phase W → Phase V 4 Phase V → Phase W Phase W → Phase U 5 Phase U → Phase W Phase V → Phase U 6 Phase U → Phase V FR U V W H H L H L H H L L H L H L H L Note: In the FR column, “H” refers to a voltage of 2.75V or higher, and “L” refers to 2.25V or lower (when VCC=5V.) Note: In the Hall input column, “H” refers to the state in the corresponding phase where the +input is at a potential at least 0.01V higher than the -input, and “L” refers to the state where the -input is at a potential at least 0.01V higher than the +input. H L L H L H L H H L H L H L L Note: Since the drive technique adopted is a 180° technique, phases other than the sink and source phase do not turn off. Control Function and Current Limiter Function VCTL=5V CTLREF: OPEN IOUT IOUT VLIM=5V CTLREF: OPEN Gm1=0.58A / V typ 2.10V typ 0 1 2 Slope: 0.50A / V typ 3 VCTL Control Characteristics 4 5 0 1 2 200mA / V typ 3 VLIM 4 Control Limiter Characteristics No.5974-6/7 LB1980H Application Circuit Example GaAs Hall devices are recommended. Hall output 0.5Ω Power system ground Hall output L L 0.1μF Voltage applied to the ADJ pin L 0.1μF VS Hall output VCC R 0.1μF RF(PWR) ADJ VS 9 18 17 16 15 UIN+ NC 8 19 UIN- NC 20 VIN+ UOUT 21 VIN- 22 WIN+ 23 WIN- 24 FGIN+ 25 VCC 26 FGIN- 27 FRAME GND 28 VOUT Hall input 6 7 10 FC GND 5 LIM FR 4 CTLREF GSENSE 3 CTL RF(SENSE) 2 FGOUT NC 1 FRAME GND NC LB1980H WOUT VCC 11 12 13 14 0.1μF 0.1μF 1kΩ 75kΩ Current limiter setting voltage pin CTLREF voltage pin MR Torque command voltage pin Forward / reverse command voltage pin VCC / 2 bias ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PS No.5974-7/7