INTERSIL FSYC264R4

FSYC264D,
FSYC264R
Radiation Hardened, SEGR Resistant
N-Channel Power MOSFETs
July 1998
Features
Description
• 34A, 250V, rDS(ON) = 0.080Ω
The Discrete Products Operation of Intersil has developed a
series of Radiation Hardened MOSFETs specifically
designed for commercial and military space applications.
Enhanced Power MOSFET immunity to Single Event Effects
(SEE), Single Event Gate Rupture (SEGR) in particular, is
combined with 100K RADS of total dose hardness to provide
devices which are ideally suited to harsh space environments. The dose rate and neutron tolerance necessary for
military applications have not been sacrificed.
• Total Dose
- Meets Pre-RAD Specifications to 100K RAD (Si)
• Single Event
- Safe Operating Area Curve for Single Event Effects
- SEE Immunity for LET of 36MeV/mg/cm2 with
VDS up to 80% of Rated Breakdown and
VGS of 10V Off-Bias
The Intersil portfolio of SEGR resistant radiation hardened
MOSFETs includes N-Channel and P-Channel devices in a
variety of voltage, current and on-resistance ratings.
Numerous packaging options are also available.
• Dose Rate
- Typically Survives 3E9 RAD (Si)/s at 80% BVDSS
- Typically Survives 2E12 if Current Limited to IDM
This MOSFET is an enhancement-mode silicon-gate power
field-effect transistor of the vertical DMOS (VDMOS) structure. It is specially designed and processed to be radiation
tolerant. The MOSFET is well suited for applications
exposed to radiation environments such as switching regulation, switching converters, motor drives, relay drivers and
drivers for high-power bipolar switching transistors requiring
high speed and low gate drive power. This type can be
operated directly from integrated circuits.
• Photo Current
- 21nA Per-RAD(Si)/s Typically
• Neutron
- Maintain Pre-RAD Specifications
for 1E13 Neutrons/cm2
- Usable to 1E14 Neutrons/cm2
Reliability screening is available as either commercial, TXV
equivalent of MIL-S-19500, or Space equivalent of
MIL-S-19500. Contact Intersil for any desired deviations
from the data sheet.
Ordering Information
RAD LEVEL
SCREENING LEVEL
PART NUMBER/BRAND
10K
Commercial
FSYC264D1
10K
TXV
FSYC264D3
100K
Commercial
FSYC264R1
100K
TXV
FSYC264R3
100K
Space
FSYC264R4
Symbol
D
G
S
Formerly available as type TA17668.
Package
SMD-2
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
1
File Number
4548
FSYC264D, FSYC264R
Absolute Maximum Ratings
TC = 25oC, Unless Otherwise Specified
Drain to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .VDS
Drain to Gate Voltage (RGS = 20kΩ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDGR
Continuous Drain Current
TC = 25oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID
TC = 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID
Pulsed Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . IDM
Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .VGS
Maximum Power Dissipation
TC = 25oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PT
TC = 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PT
Linear Derating Factor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Single Pulsed Avalanche Current, L = 100µH, (See Test Figure). . . . . . . . . . . . . . . . . . . . . . IAS
Continuous Source Current (Body Diode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . IS
Pulsed Source Current (Body Diode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ISM
Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .TJ , TSTG
Lead Temperature (During Soldering) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TL
(Distance >0.063in (1.6mm) from Case, 10s Max)
FSYC264D, FSYC264R
250
250
UNITS
V
V
34
22
102
±20
A
A
A
V
208
83
1.67
102
34
102
-55 to 150
300
W
W
W/ oC
A
A
A
oC
oC
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Electrical Specifications
TC = 25oC, Unless Otherwise Specified
PARAMETER
Drain to Source Breakdown Voltage
Gate Threshold Voltage
Zero Gate Voltage Drain Current
SYMBOL
BVDSS
VGS(TH)
IDSS
Gate to Source Leakage Current
IGSS
Drain to Source On-State Voltage
VDS(ON)
Drain to Source On Resistance
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Total Gate Charge
rDS(ON)12
td(ON)
TEST CONDITIONS
ID = 1mA, VGS = 0V
VGS = VDS ,
ID = 1mA
VDS = 200V,
VGS = 0V
VGS = ±20V
ID = 22A,
VGS = 12V
MAX
UNITS
-
-
V
-
-
5.0
V
1.5
-
4.0
V
0.5
-
-
V
-
-
25
µA
-
-
250
µA
-
-
100
nA
TC = 25oC
TC = 125oC
VDD = 125V, ID = 34A,
RL = 3.7Ω, VGS = 12V,
RGS = 2.35Ω
200
nA
2.86
V
-
0.067
0.080
Ω
-
-
0.144
Ω
-
-
45
ns
-
-
100
ns
td(OFF)
-
-
110
ns
tf
-
-
25
ns
-
-
290
nC
-
170
190
nC
-
-
10
nC
-
29
34
nC
tr
Qg(TOT)
VGS = 0V to 20V
Qg(12)
VGS = 0V to 12V
Threshold Gate Charge
Qg(TH)
VGS = 0V to 2V
Gate Charge Drain
TYP
250
VGS = 12V, ID = 34A
Gate Charge at 12V
Gate Charge Source
TC = -55oC
TC = 25oC
TC = 125oC
TC = 25oC
TC = 125oC
TC = 25oC
TC = 125oC
MIN
VDD = 125V,
ID = 34A
Qgs
-
83
94
nC
V(PLATEAU)
ID = 34A, VDS = 15V
-
7
-
V
Input Capacitance
CISS
-
4300
-
pF
Output Capacitance
COSS
VDS = 25V, VGS = 0V,
f = 1MHz
-
780
-
pF
Reverse Transfer Capacitance
CRSS
-
230
-
pF
Thermal Resistance Junction to Case
RθJC
-
-
0.6
oC/W
Plateau Voltage
Qgd
2
FSYC264D, FSYC264R
Source to Drain Diode Specifications
PARAMETER
SYMBOL
Forward Voltage
TEST CONDITIONS
VSD
Reverse Recovery Time
ISD = 34A
trr
MIN
TYP
MAX
UNITS
0.6
-
1.8
V
-
-
730
ns
ISD = 34A, dISD/dt = 100A/µs
Electrical Specifications up to 100K RAD
PARAMETER
TC = 25oC, Unless Otherwise Specified
SYMBOL
TEST CONDITIONS
MIN
MAX
UNITS
Drain to Source Breakdown Volts
(Note 3)
BVDSS
VGS = 0, ID = 1mA
250
-
V
Gate to Source Threshold Volts
(Note 3)
VGS(TH)
VGS = VDS, ID = 1mA
1.5
4.0
V
Gate to Body Leakage
(Notes 2, 3)
IGSS
VGS = ±20V, VDS = 0V
-
100
nA
Zero Gate Leakage
(Note 3)
IDSS
VGS = 0, VDS = 200V
-
25
µA
Drain to Source On-State Volts
(Notes 1, 3)
VDS(ON)
VGS = 12V, ID = 34A
-
2.86
V
Drain to Source On Resistance
(Notes 1, 3)
rDS(ON)12
VGS = 12V, ID = 22A
-
0.080
Ω
NOTES:
1. Pulse test, 300µs Max.
2. Absolute value.
3. Insitu Gamma bias must be sampled for both VGS = 12V, VDS = 0V and VGS = 0V, VDS = 80% BVDSS .
Single Event Effects (SEB, SEGR) Note 4
ENVIRONMENT (NOTE 5)
TEST
SYMBOL
Single Event Effects Safe Operating
Area
SEESOA
ION
SPECIES
TYPICAL LET
(MeV/mg/cm)
TYPICAL
RANGE (µ)
APPLIED
VGS BIAS
(V)
(NOTE 6)
MAXIMUM
VDS BIAS
(V)
Ni
26
43
-20
250
Br
37
36
-5
250
Br
37
36
-10
200
Br
37
36
-15
125
Br
37
36
-20
50
NOTES:
4. Testing conducted at Brookhaven National Labs; sponsored by Naval Surface Warfare Center (NSWC), Crane, IN.
5. Fluence = 1E5 ions/cm2 (typical), T = 25oC.
6. Does not exhibit Single Event Burnout (SEB) or Single Event Gate Rupture (SEGR).
Typical Performance Curves
Unless Otherwise Specified
LET = 26MeV/mg/cm2, RANGE = 43µ
LET = 37MeV/mg/cm2, RANGE = 36µ
300
1E-3
LIMITING INDUCTANCE (HENRY)
FLUENCE = 1E5 IONS/cm2 (TYPICAL)
VDS (V)
200
100
TEMP = 25oC
0
0
-5
1E-4
ILM = 10A
30A
1E-5
100A
300A
1E-6
1E-7
-10
-15
-20
-25
VGS (V)
10
30
100
300
DRAIN SUPPLY (V)
FIGURE 1. SINGLE EVENT EFFECTS SAFE OPERATING AREA
FIGURE 2. DRAIN INDUCTANCE REQUIRED TO LIMIT
GAMMA DOT CURRENT TO IAS
3
1000
FSYC264D, FSYC264R
Typical Performance Curves
Unless Otherwise Specified
40
(Continued)
300
TC = 25oC
100
ID , DRAIN CURRENT (A)
ID , DRAIN (A)
30
20
10
0
-50
0
50
100
150
1ms
10ms
1
OPERATION IN THIS
AREA MAY BE
LIMITED BY rDS(ON)
0.1
TC , CASE TEMPERATURE (oC)
100µs
10
1
10
100
1000
VDS , DRAIN TO SOURCE VOLTAGE (V)
FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs
TEMPERATURE
FIGURE 4. FORWARD BIAS SAFE OPERATING CURVE
2.5
PULSE DURATION = 250ms,VGS = 12V, ID = 22A
NORMALIZED rDS(ON)
2.0
QG
12V
QGS
QGD
VG
1.5
1.0
0.5
CHARGE
0.0
-80
-40
0
40
80
120
160
TJ , JUNCTION TEMPERATURE (oC)
FIGURE 5. BASIC GATE CHARGE WAVEFORM
FIGURE 6. NORMALIZED rDS(ON) vs JUNCTION TEMPERATURE
THERMAL RESPONSE (ZθJC)
NORMALIZED
10
1
0.5
0.2
0.1
0.1
0.05
0.02
0.01
PDM
SINGLE PULSE
0.01
NOTES:
DUTY FACTOR: D = t1/t2
PEAK TJ = PDM x ZqJC + TC
0.001
10-5
10-4
10-3
10-2
10-1
t, RECTANGULAR PULSE DURATION (s)
FIGURE 7. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE
4
t1
t2
100
101
FSYC264D, FSYC264R
Typical Performance Curves
Unless Otherwise Specified
(Continued)
IAS , AVALANCHE CURRENT (A)
300
100
STARTING TJ = 25oC
STARTING TJ = 150oC
10
IF R = 0
tAV = (L) (IAS) / (1.3 RATED BVDSS - VDD)
IF R ≠ 0
tAV = (L/R) ln [(IAS*R) / (1.3 RATED BVDSS - VDD) + 1]
1
0.01
0.1
1
10
tAV , TIME IN AVALANCHE (ms)
FIGURE 8. UNCLAMPED INDUCTIVE SWITCHING
Test Circuits and Waveforms
ELECTRONIC SWITCH OPENS
WHEN IAS IS REACHED
VDS
L
BVDSS
+
CURRENT I
TRANSFORMER AS
tP
-
VARY tP TO OBTAIN
REQUIRED PEAK IAS
VDD
50V-150V
DUT
tP
VDD
+
50Ω
VGS ≤ 20V
0V
VDS
IAS
50Ω
tAV
FIGURE 9. UNCLAMPED ENERGY TEST CIRCUIT
FIGURE 10. UNCLAMPED ENERGY WAVEFORMS
tON
VDD
tOFF
td(ON)
td(OFF)
tr
RL
VDS
tf
90%
90%
VDS
VGS = 12V
10%
DUT
10%
0V
90%
RGS
50%
VGS
50%
PULSE WIDTH
10%
FIGURE 11. RESISTIVE SWITCHING TEST CIRCUIT
FIGURE 12. RESISTIVE SWITCHING WAVEFORMS
5
FSYC264D, FSYC264R
Screening Information
Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table).
Delta Tests and Limits (JANTXV Equivalent, JANS Equivalent) TC = 25oC, Unless Otherwise Specified
PARAMETER
SYMBOL
TEST CONDITIONS
MAX
UNITS
Gate to Source Leakage Current
IGSS
VGS = ±20V
±20 (Note 7)
nA
Zero Gate Voltage Drain Current
IDSS
VDS = 80% Rated Value
Drain to Source On Resistance
rDS(ON)
TC = 25oC at Rated ID
Gate Threshold Voltage
VGS(TH)
ID = 1.0mA
±25 (Note 7)
µA
±20% (Note 8)
Ω
±20% (Note 8)
V
NOTES:
7. Or 100% of Initial Reading (whichever is greater).
8. Of Initial Reading.
Screening Information
TEST
JANTXV EQUIVALENT
JANS EQUIVALENT
Gate Stress
VGS = 30V, t = 250µs
VGS = 30V, t = 250µs
Pind
Optional
Required
Pre Burn-In Tests (Note 9)
MIL-S-19500 Group A,
Subgroup 2 (All Static Tests at 25oC)
MIL-S-19500 Group A,
Subgroup 2 (All Static Tests at 25oC)
Steady State Gate
Bias (Gate Stress)
MIL-STD-750, Method 1042, Condition B
VGS = 80% of Rated Value,
TA = 150oC, Time = 48 hours
MIL-STD-750, Method 1042, Condition B
VGS = 80% of Rated Value,
TA = 150oC, Time = 48 hours
Interim Electrical Tests (Note 9)
All Delta Parameters Listed in the Delta Tests
and Limits Table
All Delta Parameters Listed in the Delta Tests
and Limits Table
Steady State Reverse
Bias (Drain Stress)
MIL-STD-750, Method 1042, Condition A
VDS = 80% of Rated Value,
TA = 150oC, Time = 160 hours
MIL-STD-750, Method 1042, Condition A
VDS = 80% of Rated Value,
TA = 150oC, Time = 240 hours
PDA
10%
5%
Final Electrical Tests (Note 9)
MIL-S-19500, Group A, Subgroup 2
MIL-S-19500, Group A,
Subgroups 2 and 3
NOTE:
9. Test limits are identical pre and post burn-in.
Additional Screening Tests
PARAMETER
MAX
UNITS
VDS = 200V, t = 10ms
1.8
A
IAS
VGS(PEAK) = 15V, L = 0.1mH
102
A
Thermal Response
∆VSD
tH = 10ms; VH = 25V; IH = 4A
55
mV
Thermal Impedance
∆VSD
tH = 500ms; VH = 20V; IH = 4A
(Heat Sink Required)
115
mV
Safe Operating Area
Unclamped Inductive Switching
SYMBOL
SOA
TEST CONDITIONS
6
FSYC264D, FSYC264R
Rad Hard Data Packages - Intersil Power Transistors
TXV Equivalent
E. Preconditioning Attributes Data Sheet
Hi-Rel Lot Traveler
HTRB - Hi Temp Gate Stress Post Reverse
Bias Data and Delta Data
HTRB - Hi Temp Drain Stress Post Reverse
Bias Delta Data
1. Rad Hard TXV Equivalent - Standard Data Package
A. Certificate of Compliance
B. Assembly Flow Chart
C. Preconditioning - Attributes Data Sheet
D. Group A
- Attributes Data Sheet
F. Group A
- Attributes Data Sheet
- Attributes Data Sheet
- Attributes Data Sheet
G. Group B
F. Group C
- Attributes Data Sheet
H. Group C
- Attributes Data Sheet
G. Group D
- Attributes Data Sheet
I. Group D
- Attributes Data Sheet
E. Group B
2. Rad Hard Max. “S” Equivalent - Optional Data Package
2. Rad Hard TXV Equivalent - Optional Data Package
A. Certificate of Compliance
A. Certificate of Compliance
B. Assembly Flow Chart
B. Serialization Records
C. Preconditioning - Attributes Data Sheet
- Precondition Lot Traveler
- Pre and Post Burn-In Read and Record
Data
C. Assembly Flow Chart
D. Group A
- Attributes Data Sheet
- Group A Lot Traveler
E. Group B
- Attributes Data Sheet
- Group B Lot Traveler
- Pre and Post Read and Record Data for
Intermittent Operating Life (Subgroup B3)
- Bond Strength Data (Subgroup B3)
- Pre and Post High Temperature Operating
Life Read and Record Data (Subgroup B6)
F. Group C
G. Group D
D. SEM Photos and Report
E. Preconditioning - Attributes Data Sheet
- Hi-Rel Lot Traveler
- HTRB - Hi Temp Gate Stress Post
Reverse Bias Data and Delta Data
- HTRB - Hi Temp Drain Stress Post
Reverse Bias Delta Data
- X-Ray and X-Ray Report
- Attributes Data Sheet
- Group C Lot Traveler
- Pre and Post Read and Record Data for
Intermittent Operating Life (Subgroup C6)
- Bond Strength Data (Subgroup C6)
- Attributes Data Sheet
- Group D Lot Traveler
- Pre and Post RAD Read and Record Data
F. Group A
- Attributes Data Sheet
- Hi-Rel Lot Traveler
- Subgroups A2, A3, A4, A5 and A7 Data
G. Group B
- Attributes Data Sheet
- Hi-Rel Lot Traveler
- Subgroups B1, B3, B4, B5 and B6 Data
H. Group C
- Attributes Data Sheet
- Hi-Rel Lot Traveler
- Subgroups C1, C2, C3 and C6 Data
I. Group D
Class S - Equivalents
1. Rad Hard “S” Equivalent - Standard Data Package
A. Certificate of Compliance
B. Serialization Records
C. Assembly Flow Chart
D. SEM Photos and Report
7
- Attributes Data Sheet
- Hi-Rel Lot Traveler
- Pre and Post Radiation Data
FSYC264D, FSYC264R
SMD-2
3 PAD CERAMIC LEADLESS CHIP CARRIER
INCHES
E
D
MILLIMETERS
SYMBOL
MIN
MAX
MIN
MAX
NOTES
A
0.129
0.139
3.27
3.53
-
b
0.135
0.145
3.43
3.68
-
D
0.520
0.530
13.20
13.46
-
D1
0.435
0.445
11.05
11.30
-
D2
0.115
0.125
2.92
3.17
-
E
0.685
0.695
17.40
17.65
-
E1
0.470
0.480
11.94
12.19
-
E2
0.152
0.162
3.86
4.11
-
NOTES:
1. No current JEDEC outline for this package.
2. Controlling dimension: INCH.
3. Revision 2 dated 6-98.
A
E2
E1
2
D1
D2
3
1
b
1 - GATE
2 - SOURCE
3 - DRAIN
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice.
Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may
result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
Sales Office Headquarters
NORTH AMERICA
Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: (407) 724-7000
FAX: (407) 724-7240
EUROPE
Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05
8
ASIA
Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029