NCP59744 3.0 A, Dual-Rail Very Low-Dropout Linear Regulator with Programmable Soft-Start www.onsemi.com The NCP59744 is dual−rail very low dropout voltage regulator that is capable of providing an output current in excess of 3.0 A with a dropout voltage of 115 mV typ. at full load current. The devices are stable with ceramic and other low ESR output capacitors. This series contains adjustable output voltage version with output voltage down to 0.8 V. Internal protection features consist of built−in thermal shutdown and output current limiting protection. User−programmable Soft−Start and Power Good pins are available. The NCP59744 is available in QFN20−5x5−0.65P package. QFN20 CASE 485DB NC OUT 5 4 3 2 1 IN 6 20 OUT IN 7 19 OUT IN 8 18 OUT PG 9 17 NC BIAS 10 16 FB GND SS NC NC EN 11 12 13 14 15 QFN20, 5x5, 0.65P MARKING DIAGRAM 1 Applications • • • • NC Output Current in Excess of 3.0 A 0.25% Typical Accuracy Over Line and Load VIN Range: 0.8 V to 5.5 V VBIAS Range: 2.2 V to 5.5 V Output Voltage Range: 0.8 V to 3.6 V Dropout Voltage: 115 mV at 3 A Programmable Soft Start Open Drain Power Good Output Excellent Transient Response Current Limit and Thermal Shutdown Protection These are Pb−Free Devices GND • • • • • • • • • • • NC Features IN PIN CONNECTIONS Telecom and Industrial Equipment Point of Load Regulation FPGA, DSP and Logic Power Supplies Switching Power Supply Post Regulation Applications with Specific Start−up Time or Sequencing Requirements NCP59744 NCP59744 AWLYYWWG G QFN20 A = Assembly Location L/WL = Wafer Lot Y/YY = Year W/WW = Work Week G = Pb−Free Package (Note: Microdot may be in either location) ORDERING INFORMATION See detailed ordering, marking and shipping information in the package dimensions section on page 9 of this data sheet. Figure 1. Typical Application Schematic © Semiconductor Components Industries, LLC, 2015 January, 2015 − Rev. 1 1 Publication Order Number: NCP59744/D NCP59744 0.45 mA Figure 2. Simplified Schematic Block Diagram Table 1. PIN FUNCTION DESCRIPTION Name QFN−20 Description IN 5−8 EN 11 Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode. This pin must not be left floating. SS 15 Soft−Start pin. A capacitor connected on this pin to ground sets the start−up time. If this pin is left floating, the regulator output soft−start ramp time is typically 200 ms. BIAS 10 Bias input voltage for error amplifier, reference, and internal control circuits. PG 9 Power−Good (PG) is an open−drain, active−high output that indicates the status of VOUT. When VOUT exceeds the PG trip threshold, the PG pin goes into a high−impedance state. When VOUT is below this threshold the pin is driven to a low−impedance state. A pull−up resistor from 10 kW to 1 MW should be connected from this pin to a supply up to 5.5 V. The supply can be higher than the input voltage. Alternatively, the PG pin can be left floating if output monitoring is not necessary. FB 16 This pin is the feedback connection to the center tap of an external resistor divider network that sets the output voltage. This pin must not be left floating. OUT NC GND PAD/TAB 1, 18−20 Unregulated input to the device. Regulated output voltage. It is recommended that the output capacitor ≥ 2.2 mF. 2−4, 13, 14, 17 No connection. This pin can be left floating or connected to GND to allow better thermal contact to the top−side plane. 12 Ground Should be soldered to the ground plane for increased thermal performance www.onsemi.com 2 NCP59744 Table 2. ABSOLUTE MAXIMUM RATINGS Parameter Symbol Value Unit Input Voltage Range VIN −0.3 to +6 V Input Voltage Range VBIAS −0.3 to +6 V Enable Voltage Range VEN −0.3 to +6 V Power−Good Voltage Range VPG −0.3 to +6 V PG Sink Current IPG 0 to +1.5 mA SS Pin Voltage Range VSS −0.3 to +6 V Feedback Pin Voltage Range VFB −0.3 to +6 V Output Voltage Range VOUT −0.3 to (VIN + 0.3) ≤ 6 V Maximum Output Current IOUT Internally Limited PD See Thermal Characteristics Table and Formula Output Short Circuit Duration Indefinite Continuous Total Power Dissipation Maximum Junction Temperature TJMAX +150 °C Storage Junction Temperature Range TSTG −55 to +150 °C Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area. 2. This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per EIA/JESD22−A114 ESD Machine Model tested per EIA/JESD22−A115 Latch−up Current Maximum Rating tested per JEDEC standard: JESD78. Table 3. THERMAL CHARACTERISTICS Rating Symbol Value Unit Thermal Resistance, Junction−to−Ambient (Note 5) RqJA 35.4 °C/W Thermal Resistance, Junction−to−Board (Note 6) RqJB 14.7 °C/W Thermal Resistance, Junction−to−Case (bottom) (Note 7) RqJC 3.9 °C/W Thermal Characteristics, QFN20, 5x5, 0.65P package 3. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area. 4. Thermal data are derived by thermal simulations based on methodology specified in the JEDEC JESD51 series standards. The following assumptions are used in the simulations: − These data were generated with only a single device at the center of a high−K (2s2p) board with 3 in x 3 in copper area which follows the JEDEC51.7 guidelines. Top and Bottom layer 2 oz. copper, inner planes 1 oz. copper. − The exposed pad is connected to the PCB ground inner layer through a 4x4 thermal via array. Vias are 0.3 mm diameter, plated. − Each of top and bottom copper layers has a dedicated pattern for 20% copper coverage. 5. The junction−to−ambient thermal resistance under natural convection is obtained in a simulation on a high−K board, following the JEDEC51.7 guidelines with assumptions as above, in an environment described in JESD51−2a. 6. The junction−to−board thermal resistance is simulated in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51−8. 7. The junction−to−case (bottom) thermal resistance is obtained by simulating a cold plate test on the IC exposed pad. Test description can be found in the ANSI SEMI standard G30−88. Table 4. RECOMMENDED OPERATING CONDITIONS (Note 8) Rating Symbol Min Max Unit Input Voltage VIN VOUT + VDO 5.5 V Bias Voltage VBIAS 2.2 5.5 V TJ −40 125 °C Junction Temperature Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability. 8. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area. www.onsemi.com 3 NCP59744 Table 5. ELECTRICAL CHARACTERISTICS (At VEN = 1.1 V, VIN = VOUT + 0.3 V, CBIAS = CIN = 0.1 mF, COUT = 10 mF, IOUT = 50 mA, VBIAS = 5.0 V, TJ = −40°C to +125°C, unless otherwise noted. Typical values are at TJ = +25°C.) Symbol VIN Parameter Test Conditions Input voltage range Min Typ VOUT +VDO VBIAS Bias pin voltage range UVLO Undervoltage Lock−out VBIAS Rising Hysteresis VREF Internal reference (Adj.) VOUT Output voltage range Unit 5.5 V 5.5 V 1.2 − 1.6 0.4 1.9 − V TJ = +25°C 0.796 0.8 0.804 V VIN = 5 V, IOUT = 1.5 A, VBIAS = 5 V VREF Accuracy (Note 1) 2.97 V ≤ VBIAS ≤ 5.25 V, VOUT + 1.62 V ≤ VBIAS 50 mA ≤ IOUT ≤ 3.0 A −1.0 VOUT/VIN Line regulation VOUT(NOM) + 0.3 ≤ VIN ≤ 5.5 V 0.0006 %/V VOUT/IOUT Load regulation 0 mA ≤ IOUT ≤ 50 mA 0.005 %/mA 50 mA ≤ IOUT ≤ 3.0 A 0.01 VIN dropout voltage (Note 2) IOUT = 3.0 A, VBIAS – VOUT(NOM) ≥ 1.62 V 115 195 mV VBIAS dropout voltage (Note 2) IOUT = 3.0 A, VIN = VBIAS 1.13 1.5 V 4.6 6 A 1.3 2 mA 1 10 mA 95 250 nA VDO ICL 2.2 Max Current limit VOUT = 80% x VOUT(NOM) IBIAS Bias pin current 0 mA ≤ IOUT ≤ 3.0 A ISHDN Shutdown supply current VEN ≤ 0.4 V Feedback pin current 0 mA ≤ IOUT ≤ 3.0 A Power−supply rejection (VIN to VOUT) 1 kHz, IOUT = 1.5 A, VIN = 1.8 V, VOUT = 1.5 V 72 1 MHz, IOUT = 1.5 A, VIN = 1.8 V, VOUT = 1.5 V 50 1 kHz, IOUT = 1.5 A, VIN = 1.8 V, VOUT = 1.5 V 80 1 MHz, IOUT = 1.5 A, VIN = 1.8 V, VOUT = 1.5 V 48 IFB PSRR Power−supply rejection (VBIAS to VOUT) −250 V +1.0 % %/A dB dB 18 x VOUT mVrms IOUT = 50 mA to 3.0 A at 1 A/ms, COUT = 10 mF, VOUT = 3.3 V ±1.5 %VOUT Minimum startup time IOUT = 1.5 A, CSS = open 200 ms Soft−start charging current VSS = 0.4 V Noise Output noise voltage 100 Hz to 100 kHz, lOUT = 3 A Css = 1.0 nF VTRAN %VOUT droop during load transient tSTRT ISS 3.8 ±0.25 3.6 mA 0.45 VEN, HI Enable input high level 1.1 5.5 V VEN, LO Enable input low level 0 0.4 V VEN,HYS Enable pin hysteresis 100 mV VEN,DG Enable pin deglitch time 20 ms IEN Enable pin current VEN = 5 V VIT PG trip threshold VOUT decreasing VHYS PG trip hysteresis 86.5 0.3 1 mA 90 93.5 %VOUT 3 VPG, LO PG output low voltage IPG = 1 mA (sinking), VOUT < VIT IPG, LKG PG leakage current VPG = 5.25 V, VOUT > VIT 0.03 Thermal shutdown temperature Shutdown, temperature increasing Reset, temperature decreasing +165 +140 TSD %VOUT 0.3 V 1 mA °C Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 1. Adjustable devices tested at 0.8 V; external resistor tolerance is not taken into account. 2. Dropout is defined as the voltage from the input to VOUT when VOUT is 2% below nominal. www.onsemi.com 4 NCP59744 TYPICAL CHARACTERISTICS 0.20 0.5 0.15 0.4 0.10 −40°C +125°C 0.05 0 CHANGE IN VOUT (%) CHANGE IN VOUT (%) At TJ = +25°C, VOUT = 1.5 V, VIN = VOUT(TYP) + 0.3 V, VBIAS = 3.3 V, IOUT = 50 mA, VEN = VIN, CIN = 1 mF, CBIAS = 1 mF, CSS = 0.01 mF, and COUT = 10 mF, unless otherwise noted. +25°C −0.05 −0.10 +125°C −40°C 0.1 0 −0.1 +25°C −0.2 −0.4 −0.5 −0.20 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 0.5 5.0 4.5 1.0 1.5 2.0 2.5 3.0 3.5 VIN − VOUT (V) VBIAS − VOUT (V) Figure 3. VIN Line Regulation Figure 4. VBIAS Line Regulation 4.0 0.5 0.5 0.4 0.4 0.3 0.3 0.2 CHANGE IN VOUT (%) CHANGE IN VOUT (%) 0.2 −0.3 −0.15 +125°C 0.1 +25°C 0 −0.1 −0.2 −0.3 +125°C 0.2 0.1 +25°C 0 −0.1 −0.2 −0.3 −40°C −0.4 −0.5 10 20 30 40 50 0 1.0 1.5 2.0 2.5 IOUT, OUTPUT CURRENT (A) Figure 5. Load Regulation Figure 6. Load Regulation +125°C 120 100 +25°C 80 60 −40°C 40 20 0 0.5 0.5 IOUT, OUTPUT CURRENT (mA) 140 0 −40°C −0.4 −0.5 VDO (VIN − VOUT) DROPOUT VOLTAGE (mV) 0 VDO (VIN − VOUT) DROPOUT VOLTAGE (mV) 0.3 1.0 1.5 2.0 3.0 2.5 500 450 IOUT = 3 A 400 350 300 250 200 +25°C 150 +125°C 100 50 −40°C 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 IOUT, OUTPUT CURRENT (A) VBIAS − VOUT (V) Figure 7. VIN Dropout Voltage vs. IOUT and Temperature TJ Figure 8. VIN Dropout Voltage vs. (VBIAS − VOUT) and Temperature TJ www.onsemi.com 5 3.0 4.5 NCP59744 TYPICAL CHARACTERISTICS VDO (VBIAS − VOUT) DROPOUT VOLTAGE (mV) VDO (VIN − VOUT) DROPOUT VOLTAGE (mV) At TJ = +25°C, VOUT = 1.5 V, VIN = VOUT(TYP) + 0.3 V, VBIAS = 3.3 V, IOUT = 50 mA, VEN = VIN, CIN = 1 mF, CBIAS = 1 mF, CSS = 0.01 mF, and COUT = 10 mF, unless otherwise noted. 200 180 IOUT = 1.5 A 160 140 120 100 80 +125°C 60 +25°C 40 −40°C 20 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 VBIAS − VOUT (V) 1400 1300 1200 −40°C 1100 +25°C 1000 +125°C 900 800 700 600 0 2000 1800 1800 −40°C 1000 800 600 3.0 +125°C 1200 −40°C 1000 800 600 400 400 200 200 0 0 0 0.5 1.5 1.0 2.0 2.5 2.0 3.0 2.5 3.0 3.5 4.0 4.5 5.0 IOUT, OUTPUT CURRENT (A) VBIAS (V) Figure 11. BIAS Pin Current vs. IOUT and Temperature TJ Figure 12. BIAS Pin Current vs. VBIAS and Temperature TJ 5.5 1.0 VPG,LO, L−LEVEL PG VOLTAGE (V) 0.500 0.475 0.450 ISS (mA) 2.5 +25°C 1400 +125°C IBIAS (mA) IBIAS (mA) 1600 +25°C 1200 2.0 Figure 10. VBIAS Dropout Voltage vs. IOUT and Temperature TJ 2000 1400 1.5 1.0 IOUT, OUTPUT CURRENT (A) Figure 9. VIN Dropout Voltage vs. (VBIAS − VOUT) and Temperature TJ 1600 0.5 0.425 0.400 0.375 0.350 0.325 0.300 −50 −25 0 25 50 75 100 125 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 0 2 4 6 8 10 TJ, JUNCTION TEMPERATURE (°C) IPG, PG PIN CURRENT (mA) Figure 13. Soft Start Charging Current ISS vs. Temperature TJ Figure 14. L−level PG Voltage vs. Current www.onsemi.com 6 12 NCP59744 TYPICAL CHARACTERISTICS At TJ = +25°C, VOUT = 1.5 V, VIN = VOUT(TYP) + 0.3 V, VBIAS = 3.3 V, IOUT = 50 mA, VEN = VIN, CIN = 1 mF, CBIAS = 1 mF, CSS = 0.01 mF, and COUT = 10 mF, unless otherwise noted. ICL, CURRENT LIMIT (A) 6.0 +25°C −40°C 5.0 +125°C 4.0 3.0 2.0 1.0 0 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 VBIAS − VOUT (V) Figure 15. Current Limit vs. (VBIAS − VOUT) www.onsemi.com 7 5.0 NCP59744 APPLICATIONS INFORMATION greater. In order to avoid any excessive input voltage transients caused i.e. by a sudden output short circuit conditions the input capacitor value should be sized properly for each particular application to counteract any input inductance. For Vin of 5.5 V the recommended input capacitance is 22 mF or greater. Ceramic or other low ESR capacitors are recommended. For the best performance all capacitors should be connected to the NCP59744 respective pins directly in the device PCB copper layer, not through vias having not negligible impedance. The NCP59744 dual−rail very low dropout voltage regulator is using NMOS pass transistor for output voltage regulation from VIN voltage. All the low current internal controll circuitry is powered from the VBIAS voltage. The use of an NMOS pass transistor offers several advantages in applications. Unlike a PMOS topology devices, the output capacitor has reduced impact on loop stability. Vin to Vout operating voltage difference can be very low compared with standard PMOS regulators in very low Vin applications. The NCP59744 offers programmable smooth monotonic start-up. The controlled voltage rising limits the inrush current what is advantageous in applications with large capacitive loads. The Voltage Controlled Soft Start timing is programmable by external Css capacitor value. The Enable (EN) input is equipped with internal hysteresis and deglitch filter. Open Drain type Power Good (PG) output is available for Vout monitoring and sequencing of other devices. NCP59744 is a Adjustable linear regulator. The required Output voltage can be adjusted by two external resistors. Typical application schematics is shown in Figure 16. Enable Operation The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. If the enable function is not to be used then the pin should be connected to VIN or VBIAS. Output Noise When the NCP59744 device reaches the end of the Soft−Start cycle, the Soft Start capacitor is switched to serve as a Noise filtering capacitor. Output Voltage Adjust The output voltage can be adjusted from 0.8 V to 3.6 V using resistors divider between the output and the FB input. Recommended resistor values for frequently used voltages can be found in the Table 6. NCP59744 Programmable Soft−Start V OUT + 0.8 The Soft-Start ramp time depends on the Soft Start charging current ISS, Soft-Start capacitor value CSS and internal reference voltage VREF. The Soft –Start time can be calculated using following equations: tss = CSS x (VREF / ISS) [s, F,V,A] or in more practical units tSS = CSS x 0.8V / 0.44 = CSS x 1.82 where tss = Soft−Start time in miliseconds CSS = Soft−Start capacitor value in nano Farads Capacitor values for frequently used Soft-Start times can be found in the Table 7. The maximal recommended value of CSS capacitor is 15 nF. For higher CSS values the capacitor full discharging before new Soft-Start cycle is not guaranteed. ǒ1 ) R 1ńR 2Ǔ Figure 16. Typical Application Schematics Dropout Voltage Because of two power supply inputs VIN and VBIAS and one VOUT regulator output, there are two Dropout voltages specified. The first, the VIN Dropout voltage is the voltage difference (VIN – VOUT) when VOUT starts to decrease by percents specified in the Electrical Characteristics table. VBIAS is high enough, specific value is published in the Electrical Characteristics table. The second, VBIAS dropout voltage is the voltage difference (VBIAS – VOUT) when VIN and VBIAS pins are joined together and VOUT starts to decrease. Current Limitation The internal Current Limitation circuitry allows the device to supply the full nominal current and surges but protects the device against Current Overload or Short. Input and Output Capacitors The device is designed to be stable for all available types and values of output capacitors ≥ 2.2 mF. The device is also stable with multiple capacitors in parallel, which can be of any type or value. In applications where low input supply impedance is available (PCB inductance on Vin and/or Vbias as an example) the recommended Cin and Cbias value is 1 mF or Thermal Protection Internal thermal shutdown (TSD) circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When TSD activated , the regulator output turns off. When cooling down under the low www.onsemi.com 8 NCP59744 temperature threshold, device output is activated again. This TSD feature is provided to prevent failures from accidental overheating. Table 7. CAPACITOR VALUES FOR PROGRAMMING THE SOFT−START TIME Soft−Start Time CSS 0.2 ms Open 0.5 ms 270 pF 1 ms 560 pF 5 ms 2.7 nF 10 ms 5.6 nF 18 ms 10 nF Table 6. RESISTOR VALUES FOR PROGRAMMING THE OUTPUT VOLTAGE VOUT (V) R1 (kW) R2 (kW) 0.8 Short Open 0.9 0.619 4.99 1.0 1.13 4.53 1.05 1.37 4.33 1.1 1.87 4.99 1.2 2.49 4.99 1.5 4.12 4.75 1.8 3.57 2.87 2.5 3.57 1.69 3.3 3.57 1.15 NOTE: VOUT = 0.8 x (1 + R1/R2) Resistors in the table are standard 1% types Table 8. ORDERING INFORMATION Device NCP59744MN2ADJTBG Output Current Output Voltage Junction Temp. Range 3.0 A ADJ −40°C to +125°C Package Shipping† QFN20 (Pb−Free) 3000 / Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. www.onsemi.com 9 NCP59744 PACKAGE DIMENSIONS QFN20 5x5, 0.65P CASE 485DB ISSUE O PIN ONE REFERENCE ÉÉ ÉÉ A B D L L1 E DETAIL A ALTERNATE TERMINAL CONSTRUCTIONS 0.15 C 0.15 C 0.10 C NOTES: 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM THE TERMINAL TIP. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. 5. OPTIONAL FEATURES. L DIM A A1 A3 b D D2 E E2 e L L1 TOP VIEW A (A3) DETAIL B DETAIL B 0.08 C NOTE 4 ALTERNATE CONSTRUCTION A1 NOTE 5 C SIDE VIEW 0.10 DETAIL A D2 6 SEATING PLANE MILLIMETERS MIN MAX 0.80 1.00 −−− 0.05 0.20 REF 0.25 0.35 5.00 BSC 3.05 3.25 5.00 BSC 3.05 3.25 0.65 BSC 0.45 0.65 −−− 0.15 RECOMMENDED SOLDERING FOOTPRINT* C A B 20X L M 0.10 M 5.30 3.30 C A B 20X 0.78 11 E2 1 3.30 16 20X e BOTTOM VIEW b 0.10 M C A B 0.05 M C NOTE 3 PACKAGE OUTLINE 5.30 0.65 PITCH 20X 0.40 DIMENSIONS: MILLIMETERS *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5817−1050 www.onsemi.com 10 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NCP59744/D