View detail for In-System Programming Circuits for AT17A Series Configurators with Altera® FPGAs

In-System Programming Circuits for
AT17A Series Configurators with Altera® FPGAs
Atmel AT17A (1) series configurators use a simple serial-access procedure to configure
one or more Altera Field Programmable Gate Arrays (FPGAs) or programmable logic
devices.
This application note provides the circuits used to program Altera FPGAs with an
AT17A series configurator. To perform In-System Programming (ISP), a cable is
required in order to provide communication between the programmer and the configurator, see Figure 1 and Figure 2.
Application
Note
Figure 1. ATDH2200E In-System Programming
10-pin
Ribbon
Cable
Parallel
Cable
DB-25M
Parallel
Port
25
PC
DB-25F
Target System
FPGA
ATDH2200E
AT17A=AT17F/LVXXXA
AT17=AT17F/LVXXX
FPGA
10
In-System
Programming
Connector
Header
1.
AT17A Series
FPGA
Configuration
Memory
AT17A Series
Device
Rev. 3031C–CNFG–3/04
1
Figure 2. ATDH2225 In-System Programming
10-pin
Ribbon
Cable
Target System
FPGA
FPGA
ATDH2225
10
PC
Programming
Dongle
In-System
Programming
Connector
Header
AT17A Series
Device
Figure 3. ISP of AT17A Series Devices for Altera EPF8K FPGA Applications
VCC VCC
1 kΩ
VCC VCC VCC
EPF8K
1 kΩ
1 kΩ
nCONFIG
RESET
nS/P
MSEL0
MSEL1
DATA0
DCLK
CONF_DONE
nSTATUS
1 kΩ
DATA 1
SCLK 3
2
5
6
7
8
9
10
4
VCC
GND
(4)
AT17A
Series Device
DATA
DCLK(3)
nCS
(1)
OE
SER_EN
SER_EN
(2)
READY
GND
Notes:
2
1. Reset polarity level of the configurator must be set to active Low (RESET/OE) by an ISP programmer if a non-AT17F series
device is used.
2. Use of the READY pin is optional.
3. For AT17LV512A/010A/002A devices, the internal oscillator of the DCLK pin must be disabled to avoid clock contention.
4. AT17 Series devices could also be used.
5. The A2 bit level setting in the Configurator Programming System (CPS) software must be set to High for ISP access to
AT17F series devices, and Low for AT17LV series devices.
ISP Circuits for Altera FPGAs
3031C–CNFG–3/04
ISP Circuits for Altera FPGAs
Figure 4. ISP of AT17A Series Devices for Altera FPGA Applications, Internal Oscillator Arrangement(4)
VCC VCC
1 kΩ
VCC
VCC VCC
1 kΩ
APEX II, EP20K, EP1K,
EPF10K, EPF6K
(3)
nCONFIG
0.1 µF
GND
nCE
MSEL0
MSEL1
DATA0
DCLK
CONF_DONE
nSTATUS
1 kΩ
1 kΩ
1 kΩ
DATA 1
SCLK 3
2
5
6
7
8
9
10
4
VCC
GND
AT17A Series Device
DATA
DCLK
nCS
(1)
OE
SER_EN
SER_EN
(2)
READY
GND
Notes:
1. Reset polarity level of the configurator must be set to active Low (RESET/OE) by an ISP programmer if an AT17LVXXXA
series configurator is used.
2. Use of the READY pin is optional.
3. RC filter recommended for input to nCONFIG to delay configuration until VCC is stable. (nCONFIG can instead be connected
to an active Low system reset signal). The capacitor is only recommended if slow or fast power up ramp rate of the power
supply is used.
4. This circuit does not apply to AT17LV020A devices unless a 4.7 kΩ external pull-up resistor is connected to the A2 pin and
the A2 bit level is set to active High in the programming software.
5. Set the A2 bit level to High in the ISP programming software (CSP) to program the AT17FXXXA series configurator.
6. Set the A2 bit level to Low in the ISP programming software (CSP) to program the AT17LVXXXA series configurator.
3
3031C–CNFG–3/04
Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Regional Headquarters
Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
Atmel Operations
Memory
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743
Literature Requests
www.atmel.com/literature
Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard
warranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any
errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and
does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are
granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use
as critical components in life support devices or systems.
© Atmel Corporation 2004. All rights reserved. Atmel ® and combinations thereof, are the registered trademarks, and FPSLIC TM is the
trademark of Atmel Corporation or its subsidiaries. Altera ® is the registered trademark of Altera Corporation and APEX ™ II is the trademark of
Altera Corporation. Xilinx® is the registered trademark of Xilinx, Inc. Other terms and product names may be the trademarks of others.
Printed on recycled paper.
3031C–CNFG–3/04
xM