RadReport MUX8510 (2/10)

February 01, 2010
Radiation Performance Data Package
MUX8510-S
MUX8510-S DSCC SMD Part Number: 5962-0920201KXC
64 channel analog multiplexer,
high impedance analog input with ESD protection,
32 Channels Voltage, 32 channels Voltage and Current
Prepared by:
Aeroflex Plainview, Inc.
35 South Service Road
Plainview, NY 11803
1. MUX8510-S:
1.1
1.1.1
1.2
Part Description
64 channel analog multiplexer, high impedance analog input with ESD protection, 32 Channels
Voltage, 32 channels Voltage and Current.
Applicable Documents
1.2.1
Appendix A:
Data Sheet:
SCD8510
64-Channel Analog Multiplexer Module,
Radiation Tolerant & ESD Protected
1.2.2
Appendix B:
NESREC:
NGCP3580
A Radiation Hardened High Voltage 16:1 Analog
Multiplexer for Space Applications
1.2.3
Appendix C:
DSCC SMD:
5962-09202
MICROCIRCUIT, HYBRID, LINEAR,
64 CHANNEL, ANALOG MULTIPLEXER
2. Radiation Performance
2.1
2.1.1
2.2
2.2.1
2.3
2.3.1
Total Dose:
150 krads(Si), Dose rate = 50 - 300 rads(Si)/s
Every wafer lot is subjected to RLAT testing at the stated total dose and dose rate.
SEU:
Immune: Tested to 90 MeV-cm2/mg
See Appendix B: 2008 NSREC Radiation Effects Data Workshop Proceedings, pp 82-84.
SEL:
Immune, guaranteed by process design
See Appendix B: 2008 NSREC Radiation Effects Data Workshop Proceedings, pp 82-84.
PAGE 2 of 2
Standard Products
ACT8510 64-Channel Analog Multiplexer Module
Radiation Tolerant & ESD Protected
www.aeroflex.com/mux
November 14, 2008
FEATURES
❑
❑
64-Channels provided by six 16-channel multiplexers
Radiation performance
- Total dose:
150 krads(Si), Dose rate = 50 - 300 rads(Si)/s
- SEU:
Immune up to 90 MeV-cm2/mg
- SEL:
Immune by process design
❑
Full military temperature range
❑
Low power consumption < 90mW
❑
Two address busses (A0-3 & B0-3) and four enable lines afford flexible organization.
❑
All channel inputs are protected by ±20V nominal Transorbs.
❑
Fast access time < 500ns typical
❑
Break-Before-Make switching
❑
High analog input impedance (power on or off)
❑
Designed for aerospace and high reliability space applications
❑
Packaging – Hermetic ceramic
- 96 leads, 1.32"Sq x 0.20"Ht quad flat pack
- Typical Weight 15 grams
❑
DSCC SMD 5962-09202 pending
Note: Aeroflex Plainview does not currently have a DSCC certified Radiation Hardened Assurance Program.
GENERAL DESCRIPTION
Aeroflex’s ACT8510 is a radiation tolerant, 64 channel multiplexer MCM (multi-chip module) with
electrostatic discharge (ESD) protection on all channel inputs.
The ACT8510 has been specifically designed to meet exposure to radiation environments. It is available in a
96 lead High Temperature Co-Fired Ceramic (HTCC) Quad Flatpack (CQFP). It is guaranteed operational
from -55°C to +125°C. Available screened in accordance with MIL-PRF-38534, the ACT8510 is ideal for
demanding military and space applications.
ORGANIZATION AND APPLICATION
The ACT8510 consists of six 16 channel multiplexers arranged as shown in the Block Diagram. The
ACT8510 design is inherently radiation tolerant.
A SECTION
Thirty-two (32) channels addressable by bus A0~A3, in two 16 channel blocks, each block enabled
separately. Each block connects the addressed channel to two outputs, "Output" and "Current". This
technique enables selecting and reading a remote resistive sensor without the multiplexer resistance being
part of the measurement. For grounded sensors, this is done by passing current to the sensor by means of the
"Current" pin and reading the resultant voltage (proportional to the sensor resistance) at the "Output" pin.
B SECTION
Thirty-two (32) channels addressable by bus B0~B3, in two 16 channel blocks, each block enabled
separately. Each block connects the addressed channel to one output. By paralleling the channel inputs and
enables, this section can be converted to act like one of the 16 channel blocks of the A section.
SCD8510 Rev D
SCD8510 Rev D 11/14/08
2
Aeroflex Plainview
GND
VREF
-VEE
+VEE
A0
A1
A2
A3
EN 32-47
CH 47
•
•
•
CH 32
B0
B1
B2
B3
EN 0-15
CH 15
•
•
•
CH 0
16
16
VR
VR
16
16
16
CH 63
•
•
•
CH 48
EN 48-63
CURRENT 32-47
OUTPUT 32-47
CH 31
EN 16-31
SECTION A
OUTPUT 0-15
•
•
•
CH 16
16
16
VR
VR
16
16
16
ACT8510 64 – CHANNEL ANALOG MUX BLOCK DIAGRAM
MUX 5
MUX 3
MUX 1
SECTION B
MUX 6
MUX 4
MUX 2
CURRENT 48-63
OUTPUT 48-63
OUTPUT 16-31
ABSOLUTE MAXIMUM RATINGS 1/
Parameter
Range
Units
Case Operating Temperature Range
-55 to +125
°C
Storage Temperature Range
-65 to +150
°C
+20
-20
+7.5
V
V
V
< VREF +0.5
> GND -0.5
V
V
±18V
V
Supply Voltage
+VEE (Pin 44)
-VEE (Pin 46)
VREF (Pin 48)
Digital Input Overvoltage
VEN (Pins 5, 6, 91, 92), VA (Pins 1, 3, 93, 95), VB (Pins 2, 4, 94, 96)
Analog Input Over Voltage
VS
Notes:
1/ All measurements are made with respect to ground.
NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress rating only;
functional operation beyond the "Operation Conditions" is not recommended and extended exposure beyond the "Operation Conditions" may affect
device reliability.
RECOMMENDED OPERATING CONDITIONS 1/
Symbol
Parameter
Typical
Units
+VEE
+15V Power Supply Voltage
+15.0
V
-VEE
-15V Power Supply Voltage
-15.0
V
VREF
Reference Voltage
+5.00
V
VAL
Logic Low Level
+0.8
V
VAH
Logic High Level
+4.0
V
Notes:
1/ Power Supply turn-on sequence shall be as follows: -VEE, VREF, followed by +VEE.
DC ELECTRICAL PERFORMANCE CHARACTERISTICS 1/
(Tc = -55°C to +125°C, -VEE = -15V, VREF = +5.0V, +VEE = +15V - Unless otherwise specified)
Parameter
Supply Current
Symbol
+IEE
Conditions
VEN(0-63) = VA(0-3)A = VA(0-3)B = 0
-IEE
+ISBY
VEN(0-63) = 4V, VA(0-3)A = VA(0-3)B = 0 7/
-ISBY
Address Input Current
Enable Input Current
SCD8510 Rev D 11/14/08
Min
Max
Units
0
3
mA
-3
0
mA
0
3
mA
-3
0
mA
IAL(0-3)A
VA = 0V
-4
4
μA
IAH(0-3)A
VA = 5V
-4
4
μA
IAL(0-3)B
VB = 0V
-2
2
μA
IAH(0-3)B
VB = 5V
-2
2
μA
IENL(0-15)
VEN(0-15) = 0V
-1
1
μA
IENH(0-15)
VEN(0-15) = 5V
-1
1
μA
IENL(16-31)
VEN(16-31) = 0V
-1
1
μA
IENH(16-31)
VEN(16-31) = 5V
-1
1
μA
IENL(32-47)
VEN(32-47) = 0V
-2
2
μA
IENH(32-47)
VEN(32-47) = 5V
-2
2
μA
IENL(48-63)
VEN(48-63) = 0V
-2
2
μA
IENH(48-63)
VEN(48-63) = 5V
-2
2
μA
3
Aeroflex Plainview
DC ELECTRICAL PERFORMANCE CHARACTERISTICS 1/ (continued)
(Tc = -55°C to +125°C, -VEE = -15V, VREF = +5.0V, +VEE = +15V - Unless otherwise specified)
Parameter
Symbol
Positive Input
Leakage Current
CH0-CH63
Conditions
+ISOFFOUTPUT
+ISOFFCURRENT
Negative Input Leakage
Current CH0-CH63
Output Leakage Current
OUTPUTS
(pins 25, 26, 68 & 70)
-ISOFFOUTPUT
-ISOFFCURRENT
+IDOFFOUTPUT
+IDOFFCURRENT
Min
Max
Units
VIN = +10V, VEN = 4V, output and all unused MUX inputs
under test = -10V 2/, 3/
-100
+1000
nA
-100
+1000
nA
VIN = -10V, VEN = 4V, output and all unused MUX inputs
under test = +10V 2/, 3/
-100
+1000
nA
-100
+1000
nA
VOUT = +10V, VEN = 4V, output and all unused MUX inputs
under test = -10V 3/, 4/
-100
+100
nA
-100
+100
nA
-100
+100
nA
-100
+100
nA
+25°C
+125°C
-55°C
18.0
18.0
17.5
23.0
23.5
22.5
V
V
V
+25°C
+125°C
-55°C
-23.0
-23.5
-22.5
-18.0
-18.0
-17.5
V
V
V
CURRENTS
(pins 67 & 69)
Output Leakage Current
OUTPUTS
(pins 25, 26, 68 & 70)
-IDOFFOUTPUT
-IDOFFCURRENT
VOUT = -10V, VEN = 4V, output and all unused MUX inputs
under test = +10V 3/, 4/
CURRENTS
(pins 67 & 69)
VEN = 4V, all unused MUX inputs under test
are open. 3/
Input Clamped Voltage
CH0 - CH63
+VCLMP
Input Clamped Voltage
CH0 - CH63
-VCLMP
Switch ON Resistance
OUTPUTS
(pins 25, 26, 68 & 70)
RDS(ON)(0-63)A
VIN = +15V, VEN = 0.8V, IOUT = -1mA
2/, 3/, 5/
200
1000
Ω
RDS(ON)(0-63)B
VIN = +5V, VEN = 0.8V, IOUT = -1mA
2/, 3/, 5/
200
1500
Ω
RDS(ON)(0-63)C
VIN = -5V, VEN = 0.8V, IOUT = +1mA
2/, 3/, 5/
200
2500
Ω
RDS(ON)(32-63)A
VIN = +15V, VEN = 0.8V, IOUT = -1mA
2/, 3/, 5/
200
1000
Ω
RDS(ON)(32-63)B
VIN = +5V, VEN = 0.8V, IOUT = -1mA
2/, 3/, 5/
200
1500
Ω
RDS(ON)(32-63)C
VIN = -5V, VEN = 0.8V, IOUT = +1mA
2/, 3/, 5/
200
2500
Ω
6/
Switch ON Resistance
CURRENTS
(pins 67 & 69)
6/
Notes:
1/ Measure inputs sequentially. Ground all unused inputs of the device under test. VA is the applied input voltage to the address lines A(0-3). VB is
the applied input voltage to the address lines B(0-3).
2/ VIN is the applied input voltage to the input channels CH0-CH63.
3/ VEN is the applied input voltage to the enable lines En(0-15), En(16-31), En(32-47) and En(48-63).
4/ VOUT is the applied input voltage to the output lines OUTPUT(0-15), OUTPUT(16-31), OUTPUT(32-47), OUTPUT(48-63), CURRENT(32-47) and
CURRENT(48-63).
5/ Negative current is the current flowing out of each of the MUX pins. Positive current is the current flowing into each MUX pin.
6/ The ACT8510 cannot be operated with analog inputs from -15 to -5 volts.
7/ Not tested, guaranteed to the specified limits.
SWITCHING CHARACTERISTICS
(Tc = -55°C to +125°C, -VEE = -15V, VREF = +5.0V, +VEE = +15V -- Unless otherwise specified)
Parameter
Switching Test MUX
Symbol
tAHL
Conditions
RL = 10KΩ, CL = 50pF
tALH
tONEN
RL = 1KΩ, CL = 50pF
tOFFEN
SCD8510 Rev D 11/14/08
4
Min
Max
Units
10
1000
ns
10
1000
ns
10
1000
ns
10
1000
ns
Aeroflex Plainview
TRUTH TABLE (CH0 – CH15)
TRUTH TABLE (CH16 – CH31)
B3
B2
B1
B0
EN(0-15)
"ON" CHANNEL 1/
B3
B2
B1
B0
EN(16-31)
"ON" CHANNEL 1/
X
X
X
X
H
NONE
X
X
X
X
H
NONE
L
L
L
L
L
CH0
L
L
L
L
L
CH16
L
L
L
H
L
CH1
L
L
L
H
L
CH17
L
L
H
L
L
CH2
L
L
H
L
L
CH18
L
L
H
H
L
CH3
L
L
H
H
L
CH19
L
H
L
L
L
CH4
L
H
L
L
L
CH20
L
H
L
H
L
CH5
L
H
L
H
L
CH21
L
H
H
L
L
CH6
L
H
H
L
L
CH22
L
H
H
H
L
CH7
L
H
H
H
L
CH23
H
L
L
L
L
CH8
H
L
L
L
L
CH24
H
L
L
H
L
CH9
H
L
L
H
L
CH25
H
L
H
L
L
CH10
H
L
H
L
L
CH26
H
L
H
H
L
CH11
H
L
H
H
L
CH27
H
H
L
L
L
CH12
H
H
L
L
L
CH28
H
H
L
H
L
CH13
H
H
L
H
L
CH29
H
H
H
L
L
CH14
H
H
H
L
L
CH30
H
H
H
H
L
CH15
H
H
H
H
L
CH31
1/ Between CH0-15 and OUTPUT (0-15)
1/ Between CH16-31 and OUTPUT (16-31)
TRUTH TABLE (CH32 – CH47)
TRUTH TABLE (CH48 – CH63)
A3
A2
A1
A0
EN(32-47)
"ON" CHANNEL 1/
A3
A2
A1
A0
EN(48-63)
"ON" CHANNEL 1/
X
X
X
X
H
NONE
X
X
X
X
H
NONE
L
L
L
L
L
CH32
L
L
L
L
L
CH48
L
L
L
H
L
CH33
L
L
L
H
L
CH49
L
L
H
L
L
CH34
L
L
H
L
L
CH50
L
L
H
H
L
CH35
L
L
H
H
L
CH51
L
H
L
L
L
CH36
L
H
L
L
L
CH52
L
H
L
H
L
CH37
L
H
L
H
L
CH53
L
H
H
L
L
CH38
L
H
H
L
L
CH54
L
H
H
H
L
CH39
L
H
H
H
L
CH55
H
L
L
L
L
CH40
H
L
L
L
L
CH56
H
L
L
H
L
CH41
H
L
L
H
L
CH57
H
L
H
L
L
CH42
H
L
H
L
L
CH58
H
L
H
H
L
CH43
H
L
H
H
L
CH59
H
H
L
L
L
CH44
H
H
L
L
L
CH60
H
H
L
H
L
CH45
H
H
L
H
L
CH61
H
H
H
L
L
CH46
H
H
H
L
L
CH62
H
H
H
H
L
CH47
H
H
H
H
L
CH63
1/ Between CH32-47 and OUTPUT (32-47) and CURRENT (32-47)
SCD8510 Rev D 11/14/08
1/ Between CH48-63 and OUTPUT (48-63) and CURRENT (48-63)
5
Aeroflex Plainview
Address Lines
(A0 - A3)
4.0V
50%
0.8V
11.6V MIN
50%
MUX Output
0V
t AHL
Definition of t AHL
Address Lines
(A0 - A3)
4.0V
50%
0.8V
11.6V MIN
MUX Output
50%
0V
t ALH
Definition of t ALH
4.0V
EN Lines
50%
0.8V
~3V to 12.5V
MUX Output
50%
0V
tONEN
tOFFEN
Definition of tONEN and tOFFEN
NOTE: f = 10KHz, Duty cycle = 50%.
ACT8510 SWITCHING DIAGRAMS
SCD8510 Rev D 11/14/08
6
Aeroflex Plainview
PIN NUMBERS & FUNCTIONS
ACT8510 – 96 Leads Ceramic QUAD Flat Pack
Pin #
Function
Pin #
Function
Pin #
Function
1
A2
33
CH11
65
CH49
2
B2
34
CH27
66
CH48
3
A3
35
CH12
67
Output I(48-63)
4
B3
36
CH28
68
Output V(48-63)
5
EN 0-15
37
CH13
69
Output I(32-47)
6
EN 16-31
38
CH29
70
Output V(32-47)
7
CH0
39
CH14
71
GND
8
CH16
40
CH30
72
GND
9
CH1
41
CH15
73
CH47
10
CH17
42
CH31
74
CH46
11
CH2
43
NC
75
CH45
12
CH18
44
+VEE
76
CH44
13
CH3
45
NC
77
CH43
14
CH19
46
-VEE
78
CH42
15
CH4
47
NC
79
CH41
16
CH20
48
VREF
80
CH40
17
CH5
49
NC
81
CH39
18
CH21
50
CASE GND
82
CH38
19
CH6
51
CH63
83
CH37
20
CH22
52
CH62
84
CH36
21
CH7
53
CH61
85
CH35
22
CH23
54
CH60
86
CH34
23
GND
55
CH59
87
CH33
24
GND
56
CH58
88
CH32
25
Output V(0-15)
57
CH57
89
GND
26
Output V(16-31)
58
CH56
90
GND
27
CH8
59
CH55
91
EN 48-63
28
CH24
60
CH54
92
EN 32-47
29
CH9
61
CH53
93
A0
30
CH25
62
CH52
94
B0
31
CH10
63
CH51
95
A1
32
CH26
64
CH50
96
B1
NOTE: It is recommended that all "NC or "no connect pin" be grounded. This eliminates or minimizes any ESD or
static buildup.
SCD8510 Rev D 11/14/08
7
Aeroflex Plainview
ORDERING INFORMATION
Model Number
Screening
DSCC SMD #
Package
ACT8510-S
Military Temperature, -55°C to +125°C,
Screened in accordance with MIL-PRF-38534, Class K
NA
QUAD Flat Pack
ACT8510-7
Commercial Flow, +25°C testing only
ACT8510-201-1S
In accordance with DSCC SMD
FLAT PACKAGE OUTLINE
5962-0920201KXC
1.150 ±.005
(23 Spaces at .050)
Tol Non-Cum
4 Sides
Pin 1
Pin 12
.200
MAX
Pin 85
Pin 84
Pin 13
.0165
±.003
1.320 SQ
MAX
Pin 36
(.400)
Pin 61
Pin 60
Pin 37
.006
±.001
Note: Outside ceramic tie bars
not shown for clarity. Contact
factory for details.
EXPORT CONTROL:
EXPORT WARNING:
This product is controlled for export under the International Traffic in
Arms Regulations (ITAR). A license from the U.S. Department of
State is required prior to the export of this product from the United
States.
Aeroflex’s military and space products are controlled for export under
the International Traffic in Arms Regulations (ITAR) and may not be
sold or proposed or offered for sale to certain countries. (See ITAR
126.1 for complete information.)
PLAINVIEW, NEW YORK
Toll Free: 800-THE-1553
Fax: 516-694-6715
INTERNATIONAL
Tel: 805-778-9229
Fax: 805-778-1980
NORTHEAST
Tel: 603-888-3975
Fax: 603-888-4585
SE AND MID-ATLANTIC
Tel: 321-951-4164
Fax: 321-951-4254
WEST COAST
Tel: 949-362-2260
Fax: 949-362-2266
CENTRAL
Tel: 719-594-8017
Fax: 719-594-8468
www.aeroflex.com
[email protected]
Aeroflex Microelectronic Solutions reserves the right to
change at any time without notice the specifications, design,
function, or form of its products described herein. All
parameters must be validated for each customer's application
by engineering. No liability is assumed as a result of use of
this product. No patent licenses are implied.
Our passion for performance is defined by three
attributes represented by these three icons:
solution-minded, performance-driven and customer-focused
SCD8510 Rev D 11/14/08
8
1
A Radiation Hardened High Voltage 16:1
Analog Multiplexer for Space Applications
(NGCP3580)
[Published in 2008 NSREC Radiation Effects Data Workshop Proceedings, pp 82-84]
Dennis A. Adams, Herbert A. Barnes, Michael D. Fitzpatrick, Norman P.
Goldstein, William L. Hand, William L. Jackson, Rocky Koga, Michael B.
Pennock, Henry J. Remenapp, Joseph T. Smith
Abstract – Many space systems require the multiplexing of high
voltage analog signals around the spacecraft to drive actuators
and motors for telemetry control. While considerable resources
have supported the radiation hardening of digital electronics,
very little has been focused on this critical high voltage analog
requirement. To address this issue, Northrop Grumman has
developed a radiation hardened high voltage (+/-15 V) 16:1
analog multiplexer for space applications which is described.
This device has completed qualification testing with initial
production deliveries beginning in January, 2008. Using a
combination of process (CMOS/ SOI) and design techniques,
this device features latch-up immune operation and 300 krad(Si)
total dose hardness. Life testing has been successfully completed
(1000 hours at +150 C). The NGCP3580 has been designed to
operate with Analog Inputs as high as 10 V outside of the +/-15
V supply voltage range. A low voltage (+/-5 V) version of this
device (NGCL3571) has been in production since 2001.
I.
KEY FEATURES FOR NGCP3580
• 30 V CMOS using SOI starting material
• Total Dose up to 300 krad (Si)
• Up to 40 V maximum operating voltage
+/-15 V)
(Nominal:
Manuscript received May 25, 2008.
D. A. Adams is with Northrop Grumman Corporation, Baltimore, MD
21203 USA (e-mail: [email protected]).
H. A. Barnes is with Northrop Grumman Corporation, Baltimore, MD
21203 USA.
M. D. Fitzpatrick is with Northrop Grumman Corporation, Baltimore, MD
21203 USA.
N. P. Goldstein is with Northrop Grumman Corporation, Baltimore, MD
21203 USA.
W. L. Hand is with Northrop Grumman Corporation, Baltimore, MD
21203 USA.
W. L. Jackson is with Northrop Grumman Corporation, Baltimore, MD
21203.
R. Koga is with the Aerospace Corporation, Los Angeles, CA 90009
USA.
M. B. Pennock is with Northrop Grumman Corporation, Baltimore, MD
21203.
H. J. Remenapp is with Northrop Grumman Corporation, Baltimore, MD
21203.
J. T. Smith is with Northrop Grumman Corporation, Baltimore, MD
21203.
Fig. 1. NGCP3580 HV 16:1 Analog MUX block diagram
• < 500 Ohm nominal PMOS ON switch impedance
• < 1500 Ohm worst case PMOS ON switch impedance
• Break-before-make switching
• < 500 ns access time over temperature and post rad
• > 100 MOhm OFF switch impedance
• High OFF state impedance maintained under powered
down conditions - ideal for redundant applications
•
•
•
•
Low power dissipation: <500 uA standby current
>1 kV electrostatic discharge protection (human body)
Available in 28 pin ceramic flatpacks, or bare die
SEL / SEU immune (by design)
II. HV 16:1 ANALOG MULTIPLEXER FUNCTIONAL
DESCRIPTION
The NGCP3580 has 16 Analog Inputs that are selected one
at a time by the state of four Address Pins and an Enable- Bar
pin (Fig. 1). Address and EnableBar inputs use 5V CMOS
logic levels that are internally level shifted to +/-15 V to
drive the high voltage Analog Input switches.
The EnableBar input serves as a Chip Select pin for use in
redundant applications.
Internal delays have been
implemented in the design to give a nominal break-beforemake delay of 50 nsec (25 nsec over temperature). This
2
feature prevents inadvertent damage at system level from
multiple Analog Inputs being turned on at the same time.
Functional operation is maintained with high OFF state
impedances for over-voltage stress conditions on the 16
Analog Input and Output pins as well as on the V+ supply
pin. Any of these pins may be taken up as high as +25 V.
(While this is not a recommended long term operating
condition for this device, devices have successfully passed 1
week burn in at +150 C with this over-voltage stress with no
adverse effects noted.) Since the Analog Input switches are
PMOS transistors, Analog Input ON resistance values are
only guaranteed for an Analog Input range of -5 V to +25 V.
(Below -5 V, the gate voltage applied to the PMOS switches
is insufficient to give acceptable switch ON resistance).
High Analog Input switch OFF impedance (>100 MOhm) is
maintained for Analog Input levels between -25 V and +25V
(with a maximum voltage difference of 40 V between the
Analog Inputs / OUT pins and the supply voltage pins).
III.
PROCESS DESCRIPTION
The HV Analog Multiplexer process utilizes low voltage
(LV = 15 V) and high voltage (HV = 40 V) CMOS
transistors. All CMOS transistors have a maximum gate
electric field of < 4 MV/cm under worst case allowable overvoltage stress conditions. Minimum CMOS drain breakdown
is 28 V for LV CMOS and 55 V for HV CMOS. Bonded SOI
wafer substrates are used which provide improved transistor
to transistor isolation. All PMOS and NMOS transistors
have been placed in separate N type tubs which eliminates
the possibility of latch-up in this device (as confirmed with
heavy ion testing). A high reliability interconnect system is
used (Titanium / Aluminum / Titanium-tungsten). This same
interconnect system is employed in all NGC EEPROM
products that have over 15 years of reliable flight heritage.
In addition, long term life testing has been performed for
over 300,000 device-hours on the EEPROM product with no
failures.
Fig. 2. NGCP3580 offers 2X improvement in Analog Input ON
resistance over Intersil 1840A HV MUX.
IV. ELECTRICAL PARAMETERS
The NGCP3580 has low power dissipation across the
military temperature range for space applications - <500 uA
power supply standby current, < 500 nA Analog Input
leakage and < 5 uA Output leakage. Worst case Analog
Input switch resistance is 1500 Ohms for Inputs at 0 or +5 V
and 800 Ohms for Inputs at +15 V. This represents a
resistance improvement greater than a factor of 2 over other
commercially available devices (Fig. 2). Worst case access
time is 500 nsec.
V. RADIATION HARDNESS
Total dose (Cobalt 60) and heavy ion (Berkeley cyclotron)
radiation testing has successfully been completed. Total
dose testing was performed at the University of Maryland
Cobalt 60 facility out to 450 krad(Si) (with a 1 week at +100
C rebound anneal) in accordance with MIL-STD-883Method 1019. All parts remained spec compliant with
negligible change at 300 krad, 450 krad and after rebound
anneal (Figs. 3, 4). Data in the rest of these figures are
shown in box plot format. The boxes represent the middle
50% of the data, with a line in the middle of the box to show
the median value for the population. The whiskers on the
boxes extend to the extreme value for the data or to no more
than 1.5 times the box height. Any values beyond this are
considered outliers.
Box plots provide an excellent
comparison of groups of data comparing both central values
and the degree of scatter.
Heavy ion testing was performed by the Aerospace
Corporation on the Berkeley cyclotron at +125 C to a
maximum LET of 90 MeV-cm**2/mg with no latch-up
induced (3 parts, 2E7 ions /cm**2, 30% overvoltage). A
combinatorial logic design approach is used for this part (ie –
no data latches). This makes this part immune to any single
event upset (SEU) related failures. (Single event transients
propagate through the part without being latched.)
Fig. 3. Minimal change in Analog Input switch resistance with 450 krad(Si)
total ionizing dose and rebound anneal.
3
VI.
PRODUCT QUALIFICATION (HI REL / CLASSK)
The NGCP3580 has successfully passed an extended 1000
hour life test in accordance with MIL-STD-883G Method
1005. This test was performed at elevated temperature (+150
C vs +125 C requirement) and for an additional 500 hours. A
sample of 45 parts showed no loss of functionality and
negligible changes in all parameters with this life test. Figs.
5, 6 and 7 show typical parametric results from this testing.
All production lots are subjected to destructive SEM analysis
according to MIL-STD-883 Method 2018 as well as
environmental tests, dynamic burn in and total ionizing dose
testing.
VII.
SUMMARY
A radiation hardened CMOS / SOI high voltage 16:1
Analog Multiplexer device has successfully completed
modified hi-rel qualification and is in production. Latch-up
immune operation and >300 krad total dose hardness has
been demonstrated. With the recent successful completion of
Class K element evaluation, the NGCP3580 high-voltage
analog 16:1 MUX is now available in both die and packaged
configurations for the most demanding flight applications.
This device provides a high performance, cost effective
solution for many critical space payload applications where
the multiplexing of high voltage analog signals is required.
Fig. 5. Negligible change in NGCP3580 supply currents across military
temperature range after 500 hours and 1000 hours at +150C (45 parts).
VIII. ACKNOWLEDGMENTS
We would like to acknowledge the independent funding
support provided by Northrop Grumman Corporation for this
project.
Fig. 6. Negligible change in NGCP3580 ON resistances across military
temperature range after 500 hours and 1000 hours at +150C (45 parts).
Fig. 4. Negligible change in standby supply current with 450 krad(Si)
total ionizing dose and rebound anneal.
Fig. 7. Negligible change in NGCP3580 switch leakage currents across
military temperature range after 500 hours and 1000 hours +150C (45 parts).
REVISIONS
LTR
DESCRIPTION
DATE (YR-MO-DA)
APPROVED
REV
SHEET
REV
SHEET
15
16
17
18
19
REV STATUS
REV
OF SHEETS
SHEET
PMIC N/A
PREPARED BY
Steve Duncan
STANDARD
MICROCIRCUIT
DRAWING
THIS DRAWING IS
AVAILABLE
FOR USE BY ALL
DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
AMSC N/A
1
2
3
4
5
8
9
10
11
12
13
http://www.dscc.dla.mil/
MICROCIRCUIT, HYBRID, LINEAR,
64 CHANNEL, ANALOG MULTIPLEXER
DRAWING APPROVAL DATE
09-05-08
REVISION LEVEL
SIZE
A
SHEET
DSCC FORM 2233
APR 97
7
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
CHECKED BY
Greg Cecil
APPROVED BY
Joseph D. Rodenbeck
6
CAGE CODE
5962-09202
67268
1 OF
19
5962-E017-09
14
1. SCOPE
1.1 Scope. This drawing documents five product assurance classes as defined in paragraph 1.2.3 and MIL-PRF-38534. A
choice of case outlines and lead finishes which are available and are reflected in the Part or Identifying Number (PIN). When
available, a choice of radiation hardness assurance levels are reflected in the PIN.
1.2 PIN. The PIN shall be as shown in the following example:
5962



Federal
stock class
designator
\



RHA
designator
(see 1.2.1)
09202
01



Device
type
(see 1.2.2)
/
K



Device
class
designator
(see 1.2.3)
X



Case
outline
(see 1.2.4)
X



Lead
finish
(see 1.2.5)
\/
Drawing number
1.2.1 Radiation hardness assurance (RHA) designator. RHA marked devices shall meet the MIL-PRF-38534 specified RHA
levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
1.2.2 Device type(s). The device type(s) identify the circuit function as follows:
Device type
Generic number
01
ACT8510
02
ACT8511
Circuit function
64 channel analog multiplexer, high impedance analog
input with ESD protection, 32 Channels Voltage, 32
channels Voltage and Current
64 channel analog multiplexer, high impedance analog
input with ESD protection
1.2.3 Device class designator. This device class designator shall be a single letter identifying the product assurance level.
All levels are defined by the requirements of MIL-PRF-38534 and require QML Certification as well as qualification (Class H, K,
and E) or QML Listing (Class G and D). The product assurance levels are as follows:
Device class
Device performance documentation
K
Highest reliability class available. This level is intended for use in space
applications.
H
Standard military quality class level. This level is intended for use in applications
where non-space high reliability devices are required.
G
Reduced testing version of the standard military quality class. This level uses the
Class H screening and In-Process Inspections with a possible limited temperature
range, manufacturer specified incoming flow, and the manufacturer guarantees (but
may not test) periodic and conformance inspections (Group A, B, C, and D).
E
Designates devices which are based upon one of the other classes (K, H, or G)
with exception(s) taken to the requirements of that class. These exception(s) must
be specified in the device acquisition document; therefore the acquisition document
should be reviewed to ensure that the exception(s) taken will not adversely affect
system performance.
D
Manufacturer specified quality class. Quality level is defined by the manufacturers
internal, QML certified flow. This product may have a limited temperature range.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
2
1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:
Outline letter
Descriptive designator
X
Terminals
See figure 1
Package style
96
Ceramic quad flat pack
1.2.5 Lead finish. The lead finish shall be as specified in MIL-PRF-38534.
1.3 Absolute maximum ratings. 1/
Positive supply voltage between +VEE and GND .......................
Negative supply voltage between -VEE and GND ......................
VREF to GND...............................................................................
Digital input overvoltage range:
VEN (pins 5, 6, 91, and 92)......................................................
VA (pins 1, 3, 93, and 95) .......................................................
VB (pins 2, 4, 94, and 96) .......................................................
Analog input overvoltage range .................................................
Power dissipation (PD):
Device type 01........................................................................
Device type 02........................................................................
Junction temperature (TJ) ..........................................................
Thermal resistance junction-to-case (θJC) 2/..............................
Storage temperature ..................................................................
Lead temperature (soldering, 10 seconds) ................................
+20 V dc
-20 V dc
+7.5 V dc
(< VREF + 0.5)V, (> GND - 0.5)V
(< VREF + 0.5)V, (> GND - 0.5)V
(< VREF + 0.5)V, (> GND - 0.5)V
-18 V dc ≤ VS ≤ +18 V dc
135 mW
90 mW
+150°C
5.5°C/W
-55°C to +150°C
+300°C
1.4 Recommended operating conditions. 3/
Positive supply voltage (+VEE) 4/ ...............................................
Negative supply voltage (-VEE) 4/ ..............................................
VREF 4/........................................................................................
Logic low level voltage (VAL) ......................................................
Logic high level voltage (VAH) ....................................................
Case operating temperature range (TC) ....................................
+15 V dc
-15 V dc
+5 V dc
+0.8 V dc
+4.0 V dc
-55°C to +125°C
2. APPLICABLE DOCUMENTS
2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a
part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in
the solicitation or contract.
DEPARTMENT OF DEFENSE SPECIFICATIONS
MIL-PRF-38534 - Hybrid Microcircuits, General Specification for.
DEPARTMENT OF DEFENSE STANDARDS
MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.
1/
2/
3/
4/
Stresses above the absolute maximum ratings may cause permanent damage to the device. Extended operation at the
maximum levels may degrade performance and affect reliability.
Based on the maximum power dissipation spread over all six die.
The devices cannot be operated with analog inputs from -15 V up to -5 V.
Supply voltages must be applied in the following sequence -VEE, VREF, followed by +VEE.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
3
DEPARTMENT OF DEFENSE HANDBOOKS
MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.
(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or from the Standardization
Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)
2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text
of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a
specific exemption has been obtained.
3. REQUIREMENTS
3.1 Item requirements. The individual item performance requirements for device classes D, E, G, H, and K shall be in
accordance with MIL-PRF-38534. Compliance with MIL-PRF-38534 shall include the performance of all tests herein or as
designated in the device manufacturer's Quality Management (QM) plan or as designated for the applicable device class. The
manufacturer may eliminate, modify or optimize the tests and inspections herein, however the performance requirements as
defined in MIL-PRF-38534 shall be met for the applicable device class. In addition, the modification in the QM plan shall not
affect the form, fit, or function of the device for the applicable device class.
3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified
in MIL-PRF-38534 and herein.
3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
3.2.3 Truth table(s). The truth table(s) shall be as specified on figure 3.
3.2.4 Switching waveform(s). The switching waveform(s) shall be as specified on figure 4.
3.2.5 Block diagram. The block diagram shall be as specified on figure 5.
3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are
as specified in table I and shall apply over the full specified operating temperature range.
3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical
tests for each subgroup are defined in table I.
3.5 Marking of device(s). Marking of device(s) shall be in accordance with MIL-PRF-38534. The device shall be marked
with the PIN listed in 1.2 herein. In addition, the manufacturer's vendor similar PIN may also be marked.
3.6 Data. In addition to the general performance requirements of MIL-PRF-38534, the manufacturer of the device described
herein shall maintain the electrical test data (variables format) from the initial quality conformance inspection group A lot
sample, for each device type listed herein. Also, the data should include a summary of all parameters manually tested, and for
those which, if any, are guaranteed. This data shall be maintained under document revision level control by the manufacturer
and be made available to the preparing activity (DSCC-VA) upon request.
3.7 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to supply to this
drawing. The certificate of compliance (original copy) submitted to DSCC-VA shall affirm that the manufacturer's product meets
the performance requirements of MIL-PRF-38534 and herein.
3.8 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38534 shall be provided with each lot of
microcircuits delivered to this drawing.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
4
TABLE I. Electrical performance characteristics.
Test
Symbol
Supply currents
Address input
currents
Enable input
current
Conditions 1/ 2/ 3/
-55°C ≤ TC ≤ +125°C
unless otherwise specified
Group A
subgroups
Device
type
Limits
Unit
Min
0
0
-3
-2.0
0
0
-3.0
-2.0
Max
3
2
0
0
3
2
0
0
+IEE
VEN(0-63) = VA(0-3)A = VA(0-3)B = 0
1,2,3
-IEE
VEN(0-63) = VA(0-3)A = VA(0-3)B = 0
1,2,3
+ISBY
VEN(0-63) = 4 V, VA(0-3)A = VA(0-3)B = 0 4/
1,2,3
-ISBY
VEN(0-63) = 4 V, VA(0-3)A = VA(0-3)B = 0 4/
1,2,3
01
02
01
02
01
02
01
02
IAL(0-3)B
VA = 0 V 2/
1,2,3
01,02
-2
2
µA
IAH(0-3)B
VA = 5 V 2/
1,2,3
01,02
-2
2
µA
01
-4
4
IAL(0-3)A
VA = 0 V 2/
1,2,3
02
-2.0
2
01
-4
4
IAH(0-3)A
VA = 5 V 2/
1,2,3
02
-2.0
2
µA
IENL(0-15)
VEN(0-15) = 0 V
1,2,3
01,02
-1
1
µA
IENH(0-15)
VEN(0-15) = 5 V
1,2,3
01,02
-1
1
µA
IENL(16-31)
VEN(16-31) = 0 V
1,2,3
01,02
-1
1
µA
IENH(16-31)
VEN(16-31) = 5 V
1,2,3
VEN(32-47) = 0 V
1,2,3
IENH(32-47)
VEN(32-47) = 5 V
1,2,3
IENL(48-63)
VEN(48-63) = 0 V
1,2,3
IENH(48-63)
VEN(48-63) = 5 V
1,2,3
-1
-2
-1
-2
-1
-2
-1
-2
-1
1
2
1
2
1
2
1
2
1
µA
IENL(32-47)
01,02
01
02
01
02
01
02
01
02
mA
mA
mA
mA
µA
µA
µA
µA
µA
See footnotes at end of table.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
5
TABLE I. Electrical performance characteristics - Continued.
Test
Symbol
Positive input
leakage current
(CH0-CH63)
Negative input
leakage current
(CH0-CH63)
Output leakage
current outputs
(pins 25, 26,
68, and 70)
Currents (pins
67 and 69
Device Type 01
only)
Input clamped
voltage
(CH0-CH63)
Conditions 1/ 2/ 3/
-55°C ≤ TC ≤ +125°C
unless otherwise specified
Group A
subgroups
Device
type
Limits
Unit
Min
Max
+ISOFFOUTPUT(ALL)
VIN = +10 V, VEN = 4 V, output
and all unused inputs = -10 V
5/ 6/
1,2,3
01,02
-100
+1000
nA
+ISOFFCURRENT(ALL)
VIN = +10 V, VEN = 4 V, output
and all unused inputs = -10 V
5/ 6/
1,2,3
01,02
-100
+1000
nA
-ISOFFOUTPUT(ALL)
VIN = -10 V, VEN = 4 V, output
and all unused inputs = +10 V
5/ 6/
1,2,3
01,02
-100
+1000
nA
-ISOFFCURRENT(ALL)
VIN = -10 V, VEN = 4 V, output
and all unused inputs = +10 V
5/ 6/
1,2,3
01,02
-100
+1000
nA
+IDOFFOUTPUT(ALL)
VIN = +10 V, VEN = 4 V, output
and all unused inputs = -10 V
6/ 7/
1,2,3
01,02
-100
+100
nA
+IDOFFCURRENT(ALL)
VIN = +10 V, VEN = 4 V, output
and all unused inputs = -10 V
6/ 7/
1,2,3
01,02
-100
+100
nA
-IDOFFOUTPUT(ALL)
VIN = -10 V, VEN = 4 V, output
and all unused inputs = +10 V
6/ 7/
1,2,3
01,02
-100
+100
nA
-IDOFFCURRENT(ALL)
VIN = -10 V, VEN = 4 V, output
and all unused inputs = +10 V
6/ 7/
1,2,3
01,02
-100
+100
nA
+VCLMP(0-63)
VEN = 4 V, all unused inputs are
open 6/ 8/
1
01,02
-VCLMP(0-63)
VEN = 4 V, all unused inputs are
open 6/ 8/
V
18.0
23.0
2
18.0
23.5
3
17.5
22.5
-23.0
-18.0
2
-23.5
-18.0
3
-22.5
-17.5
1
01,02
V
See footnotes at end of table.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
6
TABLE I. Electrical performance characteristics - Continued.
Test
Symbol
Switch ON
resistance outputs
(pins 25, 26, 68,
and 70)
Switch ON
resistance outputs
(pins 67 and 69
Device type 01
only)
Switching tests
Conditions 1/ 2/ 3/
-55°C ≤ TC ≤ +125°C
unless otherwise specified
Group A
subgroups
Device
type
2/
3/
4/
5/
6/
7/
8/
9/
Unit
Min
Max
RDS(ON)(0-63)A
VIN = +15 V, VEN = 0.8 V,
IOUT = -1 mA 5/ 6/ 9/
1,2,3
01,02
200
1000
Ω
RDS(ON)(0-63)B
VIN = +5 V, VEN = 0.8 V,
IOUT = -1 mA 5/ 6/ 9/
1,2,3
01,02
200
1500
Ω
RDS(ON)(0-63)C
VIN = -5 V, VEN = 0.8 V,
IOUT = +1 mA 5/ 6/ 9/
1,2,3
01,02
200
2500
Ω
RDS(ON)(32-63)A
VIN = +15 V, VEN = 0.8 V,
IOUT = -1 mA 5/ 6/ 9/
1,2,3
01
200
1000
Ω
RDS(ON)(32-63)B
VIN = +5 V, VEN = 0.8 V,
IOUT = -1 mA 5/ 6/ 9/
1,2,3
01
200
1500
Ω
RDS(ON)(32-63)C
VIN = -5 V, VEN = 0.8 V,
IOUT = +1 mA 5/ 6/ 9/
1,2,3
01
200
2500
Ω
tAHL
RL = 10 kΩ, CL = 50 pF,
See figure 4
9,10,11
01,02
10
1000
ns
tALH
RL = 10 kΩ, CL = 50 pF,
See figure 4
9,10
01,02
10
1000
ns
10
1000
11
1/
Limits
tONEN
RL = 1 kΩ, CL = 50 pF,
See figure 4
9,10,11
01,02
10
1000
ns
tOFFEN
RL = 1 kΩ, CL = 50 pF,
See figure 4
9,10,11
01,02
10
1000
ns
+VEE = +15 V dc, -VEE = -15 V dc, and VREF = +5 V dc, unless otherwise specified. Recommended power supply turn on
sequence -VEE, VREF, followed by +VEE.
Measure inputs sequentially. Ground all unused inputs. VA is the applied input voltage to the address lines A(0-3).
VB is the applied input voltage to the address lines B(0-3).
The devices cannot be operated with analog inputs from -15 to -5 volts.
If not tested, shall be guaranteed to the limits specified in table I.
VIN is the applied input voltage to the input channels (CH0-CH63).
VEN is the applied input voltage to the enable lines EN(0-15), EN(16-31), EN(32-47), and EN(48-63).
VOUT is the applied input voltage to the output lines (OUTPUT(0-15), OUTPUT(16-31), OUTPUT(32-47), OUTPUT(48-63),
CURRENT(32-47), and CURRENT(48-63). (Current outputs for device type 01 only).
Clamping test performed at ±25 V dc and a 2 kΩ limiting resistor between the input and the power supply.
Negative current is the current flowing out of each of the pins. Positive current is the current flowing into each of the
pins.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
7
Case outline X.
FIGURE 1. Case outline(s).
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
8
Case outline X - Continued.
FIGURE 1. Case outline(s) - Continued.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
9
Case outline X - Continued.
Symbol
Inches
Min
Millimeters
Max
Min
Max
A
.200
5.08
A1
.180
4.57
A2
.005
.011
0.13
0.28
b
.0135
.0195
0.34
0.50
c
.005
.008
0.13
0.20
D/E
1.287
1.313
32.69
33.35
D1
1.145
1.155
29.08
29.34
e
.050 BSC
1.27 BSC
F
.200 TYP
5.08 TYP
J
.035 TYP
0.89 TYP
L
2.490
2.510
L1
63.25
63.75
2.580
65.53
L2
1.700
1.740
43.18
44.20
L3
2.090
2.110
53.09
53.59
L4
.400 TYP
10.16 TYP
N
96
96
S1
.030 TYP
0.76 TYP
S2
.015 TYP
0.38 TYP
NOTES:
1. Pin 1 is indicated by an ESD triangle on top of the package and by an index on the bottom of the package.
2. The U.S. preferred system of measurement is the metric SI. This item was designed using inch-pound units of
measurement. In case of problems involving conflicts between the metric and inch-pound units, the inch-pound
units shall rule.
3. N equals 96, the total number of leads on the package.
4. Pin numbers are for reference only.
FIGURE 1. Case outline(s) - Continued.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
10
Device type
Case outline
Terminal
number
01
Terminal symbol
Terminal
number
X
Terminal symbol
Terminal
number
Terminal symbol
1
A2
33
CH 11
65
CH 49
2
B2
34
CH 27
66
CH 48
3
A3
35
CH 12
67
OUTPUT I(48-63)
4
B3
36
CH 28
68
OUTPUT V(48-63)
5
EN 0-15
37
CH 13
69
OUTPUT I(32-47)
6
EN 16-31
38
CH 29
70
OUTPUT V(32-47)
7
CH 0
39
CH 14
71
GND
8
CH 16
40
CH 30
72
GND
9
CH 1
41
CH 15
73
CH 47
10
CH 17
42
CH 31
74
CH 46
11
CH 2
43
NC
75
CH 45
12
CH 18
44
+VEE
76
CH 44
13
CH 3
45
NC
77
CH 43
14
CH 19
46
-VEE
78
CH 42
15
CH 4
47
NC
79
CH 41
16
CH 20
48
VREF
80
CH 40
17
CH 5
49
NC
81
CH 39
18
CH 21
50
Case GND
82
CH 38
19
CH 6
51
CH 63
83
CH 37
20
CH 22
52
CH 62
84
CH 36
21
CH 7
53
CH 61
85
CH 35
22
CH 23
54
CH 60
86
CH 34
23
GND
55
CH 59
87
CH 33
24
GND
56
CH 58
88
CH 32
25
OUTPUT V(0-15)
57
CH 57
89
GND
26
OUTPUT V(16-31)
58
CH 56
90
GND
27
CH 8
59
CH 55
91
EN 48-63
28
29
CH 24
CH 9
60
61
CH 54
CH 53
92
93
EN 32-47
A0
30
CH 25
62
CH 52
94
B0
31
CH 10
63
CH 51
95
A1
32
CH 26
64
CH 50
96
B1
NOTE: NC is a no connect pin. NC pins should be grounded to eliminate or minimize electrostatic
discharge (ESD) or static buildup.
FIGURE 2. Terminal connections.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
11
Device type
02
Case outline
Terminal
number
Terminal symbol
Terminal
number
1
A2
33
2
B2
3
4
X
Terminal symbol
Terminal
number
Terminal symbol
CH 11
65
CH 49
34
CH 27
66
CH 48
A3
35
CH 12
67
NC
B3
36
CH 28
68
OUTPUT V(48-63)
5
EN 0-15
37
CH 13
69
NC
6
EN 16-31
38
CH 29
70
OUTPUT V(32-47)
7
CH 0
39
CH 14
71
GND
8
CH 16
40
CH 30
72
GND
9
CH 1
41
CH 15
73
CH 47
10
CH 17
42
CH 31
74
CH 46
11
CH 2
43
NC
75
CH 45
12
CH 18
44
+VEE
76
CH 44
13
CH 3
45
NC
77
CH 43
14
CH 19
46
-VEE
78
CH 42
15
CH 4
47
NC
79
CH 41
16
CH 20
48
VREF
80
CH 40
17
CH 5
49
NC
81
CH 39
18
CH 21
50
Case GND
82
CH 38
19
CH 6
51
CH 63
83
CH 37
20
CH 22
52
CH 62
84
CH 36
21
CH 7
53
CH 61
85
CH 35
22
CH 23
54
CH 60
86
CH 34
23
GND
55
CH 59
87
CH 33
24
GND
56
CH 58
88
CH 32
25
OUTPUT V(0-15)
57
CH 57
89
GND
26
OUTPUT V(16-31)
58
CH 56
90
GND
27
28
CH 8
59
CH 55
91
EN 48-63
29
CH 24
CH 9
60
61
CH 54
CH 53
92
93
EN 32-47
A0
30
CH 25
62
CH 52
94
B0
31
CH 10
63
CH 51
95
A1
32
CH 26
64
CH 50
96
B1
NOTE: NC is a no connect pin. NC pins should be grounded to eliminate or minimize electrostatic
discharge (ESD) or static buildup.
FIGURE 2. Terminal connections.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
12
Truth table (CH 0 - CH 15) and (CH 16 - CH 31)
B3
X
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
1/
2/
B2
X
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
B1
X
L
L
H
H
L
L
H
H
L
L
H
H
L
L
H
H
B0
X
L
H
L
H
L
H
L
H
L
H
L
H
L
H
L
H
EN (0-15)
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
"ON" Channel 1/
None
CH 0
CH 1
CH 2
CH 3
CH 4
CH 5
CH 6
CH 7
CH 8
CH 9
CH 10
CH 11
CH 12
CH 13
CH 14
CH 15
EN (16-31)
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
"ON" Channel 2/
None
CH 16
CH 17
CH 18
CH 29
CH 20
CH 21
CH 22
CH 23
CH 24
CH 25
CH 26
CH 27
CH 28
CH 29
CH 30
CH 31
Between CH (0-15) and output (0-15).
Between CH (16-31) and output (16-31).
Truth table (CH 32 - CH 47) and (CH 48 - CH 63)
1/
2/
A3
A2
A1
A0
EN (32-47)
"ON" Channel 1/
EN (47-63)
"ON" Channel 2/
X
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
X
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
X
L
L
H
H
L
L
H
H
L
L
H
H
L
L
H
H
X
L
H
L
H
L
H
L
H
L
H
L
H
L
H
L
H
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
None
CH 32
CH 33
CH 34
CH 35
CH 36
CH 37
CH 38
CH 39
CH 40
CH 41
CH 42
CH 43
CH 44
CH 45
CH 46
CH 47
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
None
CH 48
CH 49
CH 50
CH 51
CH 52
CH 53
CH 54
CH 55
CH 56
CH 57
CH 58
CH 59
CH 60
CH 61
CH 62
CH 63
Between CH (32-47) and output (32-47) and current (32-47).
Between CH (48-63) and output (48-63) and current (48-63).
FIGURE 3. Truth table(s). (Device type 01).
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
13
Truth table (CH 0 - CH 15) and (CH 16 - CH 31)
B3
X
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
1/
2/
B2
X
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
B1
X
L
L
H
H
L
L
H
H
L
L
H
H
L
L
H
H
B0
X
L
H
L
H
L
H
L
H
L
H
L
H
L
H
L
H
EN (0-15)
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
"ON" Channel 1/
None
CH 0
CH 1
CH 2
CH 3
CH 4
CH 5
CH 6
CH 7
CH 8
CH 9
CH 10
CH 11
CH 12
CH 13
CH 14
CH 15
EN (16-31)
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
"ON" Channel 2/
None
CH 16
CH 17
CH 18
CH 29
CH 20
CH 21
CH 22
CH 23
CH 24
CH 25
CH 26
CH 27
CH 28
CH 29
CH 30
CH 31
Between CH (0-15) and output (0-15).
Between CH (16-31) and output (16-31).
Truth table (CH 32 - CH 47) and (CH 48 - CH 63)
1/
2/
A3
A2
A1
A0
EN (32-47)
"ON" Channel 1/
EN (47-63)
"ON" Channel 2/
X
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
X
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
X
L
L
H
H
L
L
H
H
L
L
H
H
L
L
H
H
X
L
H
L
H
L
H
L
H
L
H
L
H
L
H
L
H
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
None
CH 32
CH 33
CH 34
CH 35
CH 36
CH 37
CH 38
CH 39
CH 40
CH 41
CH 42
CH 43
CH 44
CH 45
CH 46
CH 47
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
None
CH 48
CH 49
CH 50
CH 51
CH 52
CH 53
CH 54
CH 55
CH 56
CH 57
CH 58
CH 59
CH 60
CH 61
CH 62
CH 63
Between CH (32-47) and output (32-47).
Between CH (48-63) and output (48-63).
FIGURE 3. Truth table(s). (Device type 02)
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
14
NOTE: f = 10 kHz, duty cycle = 50%.
FIGURE 4. Switching test waveform(s).
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
15
FIGURE 5. Block diagram. (Device Type 01)
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
16
FIGURE 5. Block diagram - Continued. (Device Type 02)
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
17
TABLE II. Electrical test requirements.
MIL-PRF-38534 test requirements
Subgroups
(in accordance with
MIL-PRF-38534, group A
test table)
Interim electrical parameters
1, 9
Final electrical parameters
1*, 2, 3, 9, 10, 11
Group A test requirements
1, 2, 3, 9, 10, 11
Group C end-point electrical
parameters
1, 2, 3, 9, 10, 11
End-point electrical parameters
for radiation hardness assurance
(RHA) devices
Not applicable
* PDA applies to subgroup 1.
4. VERIFICATION
4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38534 or as
modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the
form, fit, or function as described herein.
4.2 Screening. Screening shall be in accordance with MIL-PRF-38534. The following additional criteria shall apply:
a.
b.
Burn-in test, method 1015 of MIL-STD-883.
(1)
Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level
control and shall be made available to either DSCC-VA or the acquiring activity upon request. Also, the test circuit
shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent
specified in test method 1015 of MIL-STD-883.
(2)
TA as specified in accordance with table I of method 1015 of MIL-STD-883.
Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter
tests prior to burn-in are optional at the discretion of the manufacturer.
4.3 Conformance and periodic inspections. Conformance inspection (CI) and periodic inspection (PI) shall be in accordance
with MIL-PRF-38534 and as specified herein.
4.3.1 Group A inspection (CI). Group A inspection shall be in accordance with MIL-PRF-38534 and as follows:
a.
Tests shall be as specified in table II herein.
b.
Subgroups 4, 5, 6, 7, and 8 shall be omitted.
4.3.2 Group B inspection (PI). Group B inspection shall be in accordance with MIL-PRF-38534.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
18
4.3.3 Group C inspection (PI). Group C inspection shall be in accordance with MIL-PRF-38534 and as follows:
a.
End-point electrical parameters shall be as specified in table II herein.
b.
Steady-state life test, method 1005 of MIL-STD-883.
(1)
Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level
control and shall be made available to either DSCC-VA or the acquiring activity upon request. Also, the test circuit
shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent
specified in test method 1005 of MIL-STD-883.
(2)
TA as specified in accordance with table I of method 1005 of MIL-STD-883.
(3)
Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
4.3.4 Group D inspection (PI). Group D inspection shall be in accordance with MIL-PRF-38534.
4.3.5 Radiation Hardness Assurance (RHA) inspection. RHA inspection is not currently applicable to this drawing.
5. PACKAGING
5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38534.
6. NOTES
6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications
(original equipment), design applications, and logistics purposes.
6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.
6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated as specified in MIL-PRF38534.
6.4 Record of users. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system
application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be
used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC
5962) should contact DSCC-VA, telephone (614) 692-0544.
6.5 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone
(614) 692-1081.
6.6 Sources of supply. Sources of supply are listed in MIL-HDBK-103 and QML-38534. The vendors listed in MIL-HDBK103 and QML-38534 have submitted a certificate of compliance (see 3.7 herein) to DSCC-VA and have agreed to this drawing.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09202
A
REVISION LEVEL
SHEET
19
STANDARD MICROCIRCUIT DRAWING BULLETIN
DATE: 09-05-08
Approved sources of supply for SMD 5962-09202 are listed below for immediate acquisition information only and
shall be added to MIL-HDBK-103 and QML-38534 during the next revisions. MIL-HDBK-103 and QML-38534 will be
revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a
certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next
dated revisions of MIL-HDBK-103 and QML-38534. DSCC maintains an online database of all current sources of
supply at http://www.dscc.dla.mil/Programs/Smcr/.
1/
2/
Standard
microcircuit drawing
PIN 1/
Vendor
CAGE
number
Vendor
similar
PIN 2/
5962-0920201KXC
88379
ACT8510-201-1S
5962-0920202KXC
88379
ACT8511-201-1S
The lead finish shown for each PIN representing a hermetic package is the most readily available from the
manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its
availability.
Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the
performance requirements of this drawing.
Vendor CAGE
number
88379
Vendor name
and address
Aeroflex Plainview Incorporated,
(Aeroflex Microelectronics Solutions)
35 South Service Road
Plainview, NY 11803-4193
The information contained herein is disseminated for convenience only and the
Government assumes no liability whatsoever for any inaccuracies in the
information bulletin.