INFINEON TLV4946-2L

TLV4946-2L
Value Optimized Hall Effect Latch for Industrial and Consumer
Applications
Datasheet
Rev1.1, 2010-08-02
Sense and Control
Edition 2010-08-02
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2010 Infineon Technologies AG
All Rights Reserved.
Legal Disclaimer
The information given in this document shall in no event be regarded as a guarantee of conditions or
characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any
information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties
and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights
of any third party.
Information
For further information on technology, delivery terms and conditions and prices, please contact the nearest
Infineon Technologies Office (www.infineon.com).
Warnings
Due to technical requirements, components may contain dangerous substances. For information on the types in
question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with the express written
approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure
of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support
devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain
and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may
be endangered.
TLV4946-2L
Value Optimized Hall Effect Latch for Industrial and Consumer Applications
Revision History: 2010-08-02, Rev1.1
Previous Revisions: none
Page
Subjects (major changes since last revision)
all
TLV4946K and TLV4946-2K removed
We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
[email protected]
Datasheet
1
Rev1.1, 2010-08-02
TLV4946-2L
Table of Contents
Table of Contents
Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
List of Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
List of Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1
1.1
1.2
1.3
Product Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Target Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2
2.1
2.2
2.3
2.4
2.5
2.6
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Operating Modes and States . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Functional Block Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
3
3.1
3.2
3.3
3.4
Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Application circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4
4.1
4.2
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
TLV4946K and TLV4946-2K Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
TLV4946-2L Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Datasheet
4
7
7
7
7
11
11
11
12
12
Rev1.1, 2010-08-02
TLV4946-2L
List of Figures
List of Figures
Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Datasheet
Pin Configuration and sensitive area (Top view, figure not to scale) . . . . . . . . . . . . . . . . . . . . . . . . 8
TLV4946xy Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Definition of the Magnetic Field direction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Output Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Application circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Marking of the TLV4946K and TLV4946-2K distance of the chip to the upper side . . . . . . . . . . . . 14
PG-SC59-3-4 Package Outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Footprint PG-SC59-3-4 (SOT23 compatible) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Marking of the TLV4946-2L and distance of the chip to the upper side . . . . . . . . . . . . . . . . . . . . . 15
PG-SSO-3-2 Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
5
Rev1.1, 2010-08-02
TLV4946-2L
List of Tables
List of Tables
Table 1
Table 2
Table 3
Table 4
Table 5
Table 6
Datasheet
PIN Definitions for the PG-SC59-3-4 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
PIN Definitions for the PG-SSO-3-2 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Magnetic Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
6
Rev1.1, 2010-08-02
High Precision Hall Effect Latch
1
Product Description
1.1
Overview
TLV4946-2L
The TLV4946-2L is a high precision Hall Effect Latch with highly accurate
switching thresholds for ambient operating temperatures up to 85°C.
1.2
•
•
•
•
•
•
•
•
•
•
Features
2.7 V to 18 V supply voltage operation.
Operation from unregulated power supply.
High sensitivity and high stability of the magnetic switching points.
High resistance to mechanical stress by active error compensation.
Reverse battery protection (-18 V).
Superior temperature stability.
Low jitter (typically 1 µs).
High ESD performance (± 4 kV HBM).
Digital output signal (open-drain).
Not suitable for automotive applications
1.3
Target Applications
The TLV4946-2L is ideally suited to detect the rotor position in Brushless DC (BLDC) Motors used in industrial and
consumer applications, such as: air conditioning systems, pumps, washing machines, DVD players, rolling shutter,
etc. The sensor also provides a reliable switching for index counting with small pole wheels and large air gaps.
The TLV4946-2L can also be used for index counting.
Product Name
Product Type
Order Code
Package
TLV4946-2L
Hall Effect Latch
SP000604340
PG-SSO-3-2
Datasheet
7
Rev1.1, 2010-08-02
TLV4946-2L
Functional Description
2
Functional Description
2.1
General
Precise magnetic switching thresholds and high temperature stability are achieved by active compensation circuits
and chopper techniques on chip. Offset voltages generated by temperature-induced stress or overmolding are
canceled so that high accuracy is achieved. The IC has an open collector output stage with 20 mA current sink
capability. A wide operating voltage range from 2.7 V to 18 V with reverse polarity protection down to -18 V makes
the TLV4946-2L suitable for a wide range of applications. A magnetic south pole with a field strength above Bop
turns the output on. A magnetic north pole exceeding Brp turns it off.
2.2
Pin Configuration
Center of
Sensitive Area
2.08 ± 0.1
1.35 ± 0.1
1 2 3
PG-SSO-3-2
Figure 1
Datasheet
Pin Configuration and sensitive area (Top view, figure not to scale)
8
Rev1.1, 2010-08-02
TLV4946-2L
Functional Description
2.3
Pin Description
Table 1
PIN Definitions for the PG-SSO-3-2 package
PIN No.
Name
Function
1
Vs
Supply Voltage
2
GND
Ground
3
Q
Output
2.4
Block Diagram
VS
Voltage Regulator
reverse polarity protected
Bias and
Compensation
Circuits
Oscillator
and
Sequencer
Q
Ref
Amplifier
Chopped
Hall Probe
Figure 2
Datasheet
Low
Pass
Filter
Comparator
with
Hysteresis
GND
TLV4946-2L Block Diagram
9
Rev1.1, 2010-08-02
TLV4946-2L
Functional Description
2.5
Operating Modes and States
Field Direction and Definition
Positive magnetic fields correspond to the south pole of the magnet targeting the branded side of the package.
N
S
Figure 3
Branded Side
Definition of the Magnetic Field direction
VQ
B
B rp
0
Figure 4
Output Signal
2.6
Functional Block Description
Bop
The chopped Hall Effect Latch comprises a Hall probe, a bias generator, compensation circuits, an oscillator and
an output transistor. The bias generator provides currents to the Hall probe and the active circuits. Compensation
circuits stabilize response of the IC over temperature and reduce the impact of process variations.
The Active Error Compensation rejects offsets in the signal path and reduces the impact of mechanical stress in
the package caused by molding, soldering and thermal effects.
The chopper technique together with the threshold generator and the comparator ensure high accurate magnetic
switching points.
Datasheet
10
Rev1.1, 2010-08-02
TLV4946-2L
Specification
Figure 5
Q
Q
GND
GND
VS
1.2kΩ
Application circuit
4.7nF
3.1
4.7nF
Specification
TLV4946xy
3
200Ω
VS
Application circuit
It is recommended to use a resistor of 200 Ω in the supply line for current limitation in the case of an overvoltage
pulse. Two capacitors of 4.7 nF enhance the EMC performance. The pull-up of 1.2 kΩ limits the current through
the output transistor.
3.2
Absolute Maximum Ratings
Stress above the maximum values listed in this section may cause permanent damage to the device. Exposure to
absolute maximum rating conditions for extended periods may affect the reliability of the device. Exceeding only
one of these values may cause irreversible damage to the device.
Table 2
Absolute Maximum Ratings
Parameter
Symbol
Values
Min.
Typ.
Max.
Unit
Maximum Ambient Temperature
TA
- 40
–
125
°C
Maximum Junction Temperature
TJ
- 40
–
150
°C
Supply Voltage
VS
- 18
–
18
V
-50
–
50
mA
Supply current through protection IS
device
Output Voltage
VOUT
- 0.7
–
18
V
Storage Temperature
TS
- 40
–
150
°C
Magnetic flux density
B
–
–
unlimited
mT
–
–
4
kV
ESD Robustness HBM:
1.5 kΩ, 100 pF
VESD,HBM
1)
Note / Test Condition
1) According to EIA/JESD22-A114-E
Datasheet
11
Rev1.1, 2010-08-02
TLV4946-2L
Specification
3.3
Operating Range
The following operating conditions must not be exceeded in order to ensure correct operation of the TLV4946xy.
All parameters specified in the following sections refer to these operating conditions unless otherwise mentioned.
Table 3
Operating Range
Parameter
Symbol
Values
Unit
Min.
Typ.
Max.
Supply Voltage
VS
2.7
–
18
V
Output Voltage
VQ
-0.7
–
18
V
Output Current
IQ
0
–
20
mA
Maximum Ambient Temperature
TA
-40
–
85
°C
3.4
Note / Test Condition
Electrical Characteristics
Product characteristics include the spread of values guaranteed within the specified voltage and ambient
temperature range. typical characteristics are the median of the production (at Vs=12V and TA=25°C).
Table 4
Electrical Characteristics
Parameter
Symbol
Values
Min.
Typ.
Max.
Unit
Note / Test Condition
Supply Current
IS
2
4
6
mA
VS=2.7 V...18 V
Reverse Current
ISR
0
0.2
1
mA
VS=-18 V
Output Saturation Voltage
VQSAT
–
0.3
0.6
V
IQ=20 mA
Output leakage current
IQLEAK
–
0.05
10
µA
VQ=18 V
tf
–
0.02
1
µs
RL=1.2k Ω, CL=50 pF
Output rise time
tr
–
0.4
1
µs
Chopper frequency
fOSC
–
320
–
1)
Output fall time
1)
kHz
2)
fSW
0
–
15
td
–
13
–
µs
Output jitter
tQJ
–
1
–
µsRMS
Typical value for a 1 kHz
square wave signal
Power-on Time5)
tPON
–
13
–
µs
VS > 2.7 V
Thermal Resistance junction to
ambient6)
Rthja
–
190
K/W
TLV4946-2L
Switching frequency
Delay time
3)
4)
kHz
1) See Figure 6
2) To operate the sensor at maximum switching frequency, the value of the magnetic signal amplitude must be 1.4 times
higher than the static fields. This is due to the -3 dB corner frequency of the low pass filter in the signal path.
3) Systematic delay between magnetic threshold reached and output.
4) Jitter is the unpredictable deviation of the output switching delay.
5) Time from applying VS. > 2.7 V to the sensor until the output state is valid.
6) Relationship between junction and ambient temperature: TJ=Tamb + Rthja .(VS . IS + VQS . IQ).
Datasheet
12
Rev1.1, 2010-08-02
TLV4946-2L
Specification
B OP
Applied
Magnetic
Field
B RP
td
td
tf
VQ
tr
90%
10%
Figure 6
Timing Diagram
Table 5
Magnetic Characteristics1)
Parameter
Symbol
Values
Min.
Typ.
Max.
Unit
Operate point
BOP
0.5
2.0
3.5
mT
Release point
BRP
-3.5
-2.0
-0.5
mT
Hysteresis
BHYS
1.0
4.0
6.0
mT
Magnetic offset2)
BOFF
-1.5
0
1.5
mT
Temperature compensation of
magnetic thresholds
TC
–
-350
–
ppm/°C
Repeatability of magnetic
thresholds3)
BREP
–
20
–
µTRMS
Note / Test Condition
typical value for
ΔΒ/Δt > 12mT/ms
1) Over all operating conditions
2) BOFF = (BOP + BRP) / 2.
3) BREP is equivalent to the noise constant.
Datasheet
13
Rev1.1, 2010-08-02
TLV4946-2L
Package Information
4.1
TLV4946-2L Package Outline
Figure 7
Datasheet
VA2
Package Information
ywwS
4
Year (y) = 0...9
Calendar Week (ww) = 01...52
Marking of the TLV4946-2L and distance of the chip to the upper side
14
Rev1.1, 2010-08-02
TLV4946-2L
Package Information
0.8 ±0.1 x 45˚
7˚
0.2
2 A
1.52 ±0.05
1 MAX.1)
7˚
0.35 ±0.1 x 45˚
3.29 ±0.08
3 ±0.06
4.06 ±0.08
1.9 MAX.
(0.25)
0.15 MAX.
4.16 ±0.05
(0.79)
0.6 MAX.
0.2 +0.1
0.4 ±0.05
1.27±0.25
1
2
3
1.27±0.25
18 ±0.5
6 ±0.5
1-1
38 MAX.
9 +0.75
-0.5
23.8 ±0.5
12.7 ±1
A
Adhesive
Tape
Tape
6.35 ±0.4
1) No solder function area
Figure 8
Datasheet
4 ±0.3
12.7 ±0.3
Total tolerance at 10 pitches ±1
0.25 -0.15
0.39 ±0.1
GPO05358
PG-SSO-3-2 Package Outline
15
Rev1.1, 2010-08-02
www.infineon.com
Published by Infineon Technologies AG