9511_quick_start.clk Design Example Description a In this design the AD9511, 1.2GHz, 5-Channel Clock Distribution IC is used to provide clocks to analog-todigital converters (ADCs), a digital-to-analog converters (DAC) and digital application specific integrated circuits (ASICs). The DAC and the TX ASIC require fast clocks at 491.52MHz. The DAC needs a fast slewing, differential LVPECL clock with broadband jitter < 400 femtoseconds rms. The TX ASIC also needs a 491.52MHz clock, but requires an LVDS level signal. ADC1 and ADC2 send their output data to a digital RX ASIC. All three of these chips require clocks at 122.88MHz. The ADCs require fast-slewing, differential LVPECL clocks with broadband jitter < 350 femtoseconds rms. The digital RX ASIC requires a CMOS clock at the same rate. However, the RX ASIC clock must be delayed in time relative to the ADC clocks to insure setup and hold times are met. The available reference in this example is 30.72 MHz. By using the phase locked loop synthesizer core on the AD9511 and an external VCO or VCXO, a 491.52MHz signal may be generated and locked to the reference. Each of the five clock distribution channels of the AD9511 has an independent programmable divider which may be programmed to any integer 1 to 32. Each divider has a phase offset option which can be used for adding delays in integer multiples of the time period of the signal at CLK2 port. In this case that is a VCO at 491.52 MHz which corresponds to a period of ~2ns. Finally, by taking advantage of the multiple logic families available on the AD9511, the required combination of LVPECL, LVDS and CMOS output levels can be achieved. Note that ADIsimCLK allows the user to create custom references and VCOs. By starting with custom oscillators specified with high performance, the user can determine the jitter limitation of the AD9511 on-chip PLL core and the clock distribution section. This serves as a good baseline for seeing what performance is possible. The user can then change the phase noise performance of the reference and VCO to see the impact on clock output phase noise and jitter. The notes and diagrams below describe how to configure the AD9511 for this application. For instructions on how to navigate the ADIsimCLK page tabs and windows, please check the tutorial and help files available from the Help pulldown menu. NOTES CIRCUITS REQUIRING CLOCKS 1) OUT0/OUT0B & OUT1/OUT1B differential LVPECL clocks are set to DIV=4, 780mV logic swing Transmit Signal Path 2) OUT2/OUT2B differential LVPECL clock set to DIV=1 or divider "bypass" mode, 780mV logic swing 3) OUT3 LVDS/CMOS clock set to DIV=4, phase offset = 2 for ~4ns time delay; CMOS mode, OUT3B not connected 4) OUT4/OUT4B LVDS/CMOS clock set to DIV=1 or divider "bypass" mode, LVDS mode, 3.5mA current; optional fine delay bypassed TX ASIC 5) Reference is custom 30.72 MHz with PN floor at -170dBc/Hz. 6) VCO is custom 491.52 MHz with PN floor at -160dBc/Hz DAC Differential LVPECL 491.52 MHz 100 LVDS 491.52 MHz Receive Signal Path CIRCUIT +3.3V 5.1K +5V CPRSET VCP +3.3V 30.72 MHz VS REFIN REFINB 491.52 MHz ADC1 CP STATUS FUNCTION CLK1 CLK1B RX ASIC CLK2 CLK2B OUT0 OUT0B ADC1 OUT1 OUT1B ADC2 OUT2 OUT2B DAC OUT3 OUT3B RX ASIC OUT4 OUT4B TX ASIC ADC2 RSET 4.12K AD9511 SCLK SDIO SDO CSB GND Differential LVPECL 122.88 MHz CMOS 122.88 MHz Differential LVPECL 122.88 MHz