Product Overview MC100E210: 5.0 V ECL Dual 1:4, 1:5 Differential Clock/Data Fanout Buffer For complete documentation, see the data sheet Product Description The MC100E210 is a low voltage, low skew dual differential ECL fanout buffer designed with clock distribution in mind. The device features two fanout buffers, a 1:4 and a 1:5 buffer, on a single chip. The device features fully differential clock paths to minimize both device and system skew. The dual buffer allows for the fanout of two signals through a single chip, thus reducing the skew between the two fundamental signals from a part-to-part skew down to an output-to-output skew. This capability reduces the skew by a factor of 4 as compared to using two LVE111's to accomplish the same task. The lowest tpd delay time results from terminating only one output pair, and the greatest tpd delay time results from terminating all the output pairs. This shift is about 10-20 pS in tpd. The skew between any two output pairs within a device is typically about 25 nS. If other output pairs are not terminated, the lowest tpd delay time results from both output pairs and the skew is typically 25 nS. When all outputs are terminated, the greatest tpd (delay time) occurs and all outputs display about the same 10-20 pS increase in tpd, so the relative skew between any two output pairs remains about 25 nS. For more information on using PECL, designers should refer to Application Note AN1406/D. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open. Features • • • • • • • • • • Dual Differential Fanout Buffers 200 ps Part-to-Part Skew 50 ps Typical Output-to-Output Skew Low Voltage ECL/PECL Compatible The 100 Series Contains Temperature Compensation 28-lead PLCC Packaging PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V NECL Mode Operating Range: VCC = 0 V with VEE = ?4.2 V to ?5.7 V NECL Mode Operating Range: VCC = 0 V with VEE = -4.2 V to -5.7 V Internal Input Pulldown Resistors For more features, see the data sheet Part Electrical Specifications Product Compliance Status Type Chann els Input / Input Output Level Ratio MC100E210FNG Pb-free Active Buffer 2 1:4 Halide free ECL Output VCC Level Typ (V) tJitterR MS Typ (ps) tskew(oo) Max (ps) tpd Typ (ns) tR & tF Max (ps) fmaxClo fmaxDat Packa ck Typ a Typ ge (MHz) (Mbps) Type ECL <1 75 0.6 600 700 5 1:5 For more information please contact your local sales support at www.onsemi.com Created on: 6/30/2016 PLCC28