Features • • • • • • • • • Industry Standard Architecture 12 ns Maximum Pin-to-Pin Delay Zero Power - 25 µA Maximum Standby Power CMOS and TTL Compatible Inputs and Outputs Advanced Electrically Erasable Technology Reprogrammable 100% Tested Latch Feature Holds Inputs to Previous Logic State High Reliability CMOS Process 20 Year Data Retention 100 Erase/Write Cycles 2,000V ESD Protection 200 mA Latchup Immunity Commercial and Industrial Temperature Ranges Dual-in-Line and Surface Mount Packages in Standard Pinouts High Performance E2 PLD Block Diagram ATF22V10CZ Preliminary Description The ATF22V10CZ is a high performance CMOS (Electrically Erasable) Programmable Logic Device (PLD) which utilizes Atmel’s proven electrically erasable Flash memory technology. Speeds down to 12 ns with zero standby power dissipation are offered. All speed ranges are specified over the full 5V ±10% range for industrial temperature ranges; 5V ± 5% for commercial range 5-volt devices. Pin Configurations Pin Name Function CLK Clock IN Logic Inputs I/O Bidirectional Buffers VCC +5V Supply DIP/SOIC Note: ATF22V10CZ TSSOP Top View PLCC Top View (1) CLK/IN IN IN IN IN IN IN IN IN IN IN GND 1. For PLCC, P1, P8, P15 and P22 can be left unconnected. Connect VCC to pin 1 and GND to 8, 15, and 22. 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 VCC I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O IN Rev. 0778B/V10CZ-B–04/98 The ATF22V10CZ provides a “zero” power CMOS PLD solution with 5V operating voltages. The ATF22V10CZ powers down automatically to the zero power mode through Atmel’s patented Input Transition Detection (ITD) circuitry when the device is idle. The ATF22V10CZ has an edge-sensing power down feature, offering “zero” (25 µA worst case) standby power. This feature allows the user to manage total system power to meet specific application requirements and enhance reliability. Pin “keeper” circuits on input and output pins eliminate static power consumed by pull-up resistors. The ATF22V10CZ incorporates a superset of the generic architectures, which allows direct replacement of the 22V10 family and most 24-pin combinatorial PLDs. Ten outputs are each allocated 8 to 16 product terms. Three different modes of operation, configured automatically with software, allow highly complex logic functions to be realized. Absolute Maximum Ratings* Temperature Under Bias................... -40°C to +85°C Storage Temperature...................... -65°C to +150°C Voltage on Any Pin with Respect to Ground......................... -2.0V to +7.0V (1) Voltage on Input Pins with Respect to Ground During Programming.................... -2.0V to +14.0V (1) *NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Note: Programming Voltage with Respect to Ground....................... -2.0V to +14.0V (1) 1. Minimum voltage is -0.6V dc, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is Vcc + 0.75V dc, which may overshoot to 7.0V for pulses of less than 20 ns. DC and AC Operating Conditions Operating Temperature (Case) VCC Power Supply 2 ATF22V10CZ Commercial Industrial 0°C - 70°C -40°C - 85°C 5V ± 5% 5V ± 10% ATF22V10CZ Functional Logic Diagram Description The Functional Logic Diagram describes the ATF22V10CZ architecture. The ATF22V10CZ has 12 inputs and 10 I/O macrocells. Each macrocell can be configured into one of four output configurations: active high/low, registered/combinatorial output. The universal architecture of the ATF22V10CZ can be programmed to emulate most 24-pin PAL devices. Unused product terms are automatically disabled by the compiler to decrease power consumption. A Security Fuse, when programmed, protects the contents of the ATF22V10CZ. Eight bytes (64 fuses) of User Signature are accessible to the user for purposes such as storing project name, part number, revision or date. The User Signature is accessible regardless of the state of the Security Fuse. DC Characteristics Symbol Parameter Condition Min Typ Max Units IIL Input or I/O Low Leakage Current 0 ≤ VIN ≤ VIL(max) -10 µA IIH Input or I/O High Leakage Current 3.5 ≤ VIN ≤ VCC 10 µA ICC Clocked Power Supply Current VCC = MAX, Outputs Open, f = 15 MHz Com. Ind. 90 90 150 180 mA mA ISB V = MAX, Power Supply Current, CC VIN = MAX, Standby Outputs Open Com. Ind. 5 5 25 50 µA µA IOS (1) Output Short Circuit Current -150 mA VIL Input Low Voltage -0.5 0.8 V VIH Input High Voltage 2.0 VCC + 0.75 V VOL Output Low Voltage VIN = VIH or VIL VCC = MIN, IOL = 16 mA 0.5 V VOH Output High Voltage VIN = VIH or VIL, VCC = MIN, IOH = -4.0 mA Note: VOUT = 0.5V Com. Ind. 2.4 V 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec. 3 AC Waveforms AC Characteristics (1) -12 Symbol -15 Min Max Min Max Units 3 12 3 15 ns 4.5 ns 8 ns tPD Input to Feedback to Non-Registered Output tCF Clock to Feedback tCO Clock to Output 2 tS Input or Feedback Setup Time 10 10 ns tH Input Hold Time 0 0 ns tP Clock Period 12 12 ns tW Clock Width 6 6 ns FMAX External Feedback 1/(tS + tCO) Internal Feedback 1/(tS + tCF) No Feedback 1/(tP) 55.5 62 83.3 55.5 69 83.3 MHz MHz MHz tEA Input to Output Enable - Product Term 3 12 3 15 ns tER Input to Output Disable - Product Term 2 15 3 15 ns tPZX OE Pin to Output Enable 2 12 2 15 ns tPXZ OE Pin to Output Disable 2 15 2 15 ns tAP Input or I/O to Asynchronous Reset of Register 3 10 3 15 ns tSP Setup Time, Synchronous Preset 10 tAW Asynchronous Reset Width 7 8 ns tAR Asynchronous Reset Recovery Time 5 6 ns tSPR Synchronous Preset to Clock Recovery Time 10 10 ns Note: 4 Parameter 1. See ordering information for valid part numbers. ATF22V10CZ 6 8 2 10 ns ATF22V10CZ Input Test Waveforms and Measurement Levels Output Test Loads Note: Similar competitors’ devices are specified with slightly different loads. These load differences may affect output signals’ delay and slew rate. Atmel devices are tested with sufficient margins to meet compatible device specification conditions. Pin Capacitance (f = 1 MHz, T = 25°C) (1) Typ Max Units CIN 5 8 pF VIN = 0V COUT 6 8 pF VOUT = 0V Note: Conditions 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. 5 Power Up Reset file preload sequence will be done automatically by most of the approved programmers after the programming. The registers in the ATF22V10CZ are designed to reset during power up. At a point delayed slightly from VCC crossing VRST, all registers will be reset to the low state. The output state will depend on the polarity of the buffer. Electronic Signature Word There are 64 bits of programmable memory that are always available to the user, even if the device is secured. These bits can be used for user-specific data. This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how VCC actually rises in the system, the following conditions are required: Security Fuse Usage 1. The VCC rise must be monotonic and start below 0.7V. A single fuse is provided to prevent unauthorized copying of the ATF22V10CZ fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible. The security fuse should be programmed last, as its effect is immediate. 2. The clock must remain stable during TPR. 3. After TPR occurs, all input and feedback setup times must be met before driving the clock pin high. Programming/Erasing Preload of Register Outputs Programming/erasing is performed using standard PLD programmers. See CMOS PLD Programming Hardware & Software Support for information on software/programming. The ATF22V10CZ’s registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC V R ST POWER t PR REGISTERED OUTPUTS tS tW CLOCK Parameter 6 Description Typ Max Units TPR Power-Up Reset Time 600 1,000 ns VRST Power-Up Reset Voltage 3.8 4.5 V ATF22V10CZ ATF22V10CZ Input and I/O Pull-Ups All ATF22V10CZ family members have internal input and I/O pin-keeper circuits. Therefore, whenever inputs or I/Os are not being driven externally, they will maintain their last driven state. This ensures that all logic array inputs and device outputs are at known states. These are relatively weak active circuits that can be easily overridden by TTL-compatible drivers (see input and I/O diagrams below). Input Diagram I/O Diagram 7 Functional Logic Diagram ATF22V10CZ 8 ATF22V10CZ ATF22V10CZ tPD (ns) tS (ns) tCO (ns) 12 10 15 Ordering Code Package Operation Range 8 ATF22V10CZ-12JC ATF22V10CZ-12PC ATF22V10CZ-12SC ATF22V10CZ-12XC 28J 24P3 24S 24X Commercial (0°C to 70°C) 4.5 8 ATF22V10CZ-15JC ATF22V10CZ-15PC ATF22V10CZ-15SC ATF22V10CZ-15XC 28J 24P3 24S 24X Commercial (0°C to 70°C) 4.5 8 ATF22V10CZ-15JI ATF22V10CZ-15PI ATF22V10CZ-15SI ATF22V10CZ-15XI 28J 24P3 24S 24X Industrial (-40°C to +85°C) Package Type 28J 28-Lead, Plastic J-Leaded Chip Carrier (PLCC) 24P3 24-Lead, 0.300" Wide, Plastic Dual Inline Package (DIP) 24S 24-Lead, 0.300" Wide, Plastic Gull WIng Small Outline (SOIC) 24X 24-Lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP) 9