IRFI9630G, SiHFI9630G Vishay Siliconix Power MOSFET FEATURES PRODUCT SUMMARY VDS (V) • Isolated Package • High Voltage Isolation = 2.5 kVRMS (t = 60 s, f = 60 Hz) • Sink to Lead Creepage Distance = 4.8 mm • P-Channel • Dynamic dV/dt Rating • Low Thermal Resistance • Lead (Pb)-free Available - 200 RDS(on) (Ω) VGS = - 10 V 0.80 Qg (Max.) (nC) 29 Qgs (nC) 5.4 Qgd (nC) 15 Configuration Single S TO-220 FULLPAK RoHS* COMPLIANT DESCRIPTION Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness. The TO-220 FULLPAK eliminates the need for additional insulating hardware in commercial-industrial applications. The molding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The FULLPAK is mounted to a heatsink using a single clip or by a single screw fixing. G G D S Available D P-Channel MOSFET ORDERING INFORMATION Package TO-220 FULLPAK IRFI9630GPbF SiHFI9630G-E3 IRFI9630G SiHFI9630G Lead (Pb)-free SnPb ABSOLUTE MAXIMUM RATINGS TC = 25 °C, unless otherwise noted PARAMETER Drain-Source Voltage Gate-Source Voltage SYMBOL VDS VGS VGS at - 10 V Continuous Drain Current Pulsed Drain Currenta Linear Derating Factor Single Pulse Avalanche Energyb Repetitive Avalanche Currenta Repetitive Avalanche Energya Maximum Power Dissipation Peak Diode Recovery dV/dtc Operating Junction and Storage Temperature Range Soldering Recommendations (Peak Temperature) Mounting Torque TC = 25 °C TC = 100 °C ID IDM TC = 25 °C EAS IAR EAR PD dV/dt TJ, Tstg for 10 s 6-32 or M3 screw LIMIT - 200 ± 20 - 4.3 - 2.7 - 17 0.28 480 - 4.3 3.5 35 - 5.0 - 55 to + 150 300d 10 1.1 UNIT V A W/°C mJ A mJ W V/ns °C lbf · in N·m Notes a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. VDD = - 50 V, starting TJ = 25 °C, L = 38 mH, RG = 25 Ω, IAS = - 4.3 A (see fig. 12). c. ISD ≤ - 6.5 A, dI/dt ≤ 120 A/µs, VDD ≤ VDS, TJ ≤ 150 °C. d. 1.6 mm from case. * Pb containing terminations are not RoHS compliant, exemptions may apply Document Number: 91167 S-Pending-Rev. A, 16-Jun-08 WORK-IN-PROGRESS www.vishay.com 1 IRFI9630G, SiHFI9630G Vishay Siliconix THERMAL RESISTANCE RATINGS PARAMETER SYMBOL TYP. MAX. Maximum Junction-to-Ambient RthJA - 65 Maximum Junction-to-Case (Drain) RthJC - 3.6 UNIT °C/W SPECIFICATIONS TJ = 25 °C, unless otherwise noted PARAMETER SYMBOL TEST CONDITIONS MIN. TYP. MAX. UNIT VDS VGS = 0 V, ID = 250 µA - 200 - - V ΔVDS/TJ Reference to 25 °C, ID = 1 mA - - 0.24 - V/°C VGS(th) VDS = VGS, ID = 250 µA - 2.0 - - 4.0 V nA Static Drain-Source Breakdown Voltage VDS Temperature Coefficient Gate-Source Threshold Voltage Gate-Source Leakage Zero Gate Voltage Drain Current Drain-Source On-State Resistance Forward Transconductance IGSS IDSS RDS(on) gfs VGS = ± 20 V - - ± 100 VDS = - 200 V, VGS = 0 V - - - 100 VDS = - 160 V, VGS = 0 V, TJ = 125 °C - - - 500 - - 0.80 Ω 2.4 - - S - 700 - - 200 - - 40 - - 12 - - - 29 - - 5.4 - - 15 - 12 - - 27 - - 28 - - 24 - - 4.5 - ID = - 2.6 Ab VGS = - 10 V VDS = - 50 V, ID = - 2.6 Ab µA Dynamic Input Capacitance Ciss Output Capacitance Coss Reverse Transfer Capacitance Crss Drain to Sink Capacitance C Total Gate Charge Qg Gate-Source Charge Qgs Gate-Drain Charge Qgd Turn-On Delay Time td(on) Rise Time Turn-Off Delay Time Fall Time Internal Drain Inductance Internal Source Inductance tr td(off) VGS = 0 V, VDS = - 25 V, f = 1.0 MHz, see fig. 5 f = 1.0 MHz VGS = - 10 V ID = - 6.5 A, VDS = - 160 V, see fig. 6 and 13b VDD = - 100 V, ID = - 6.5 A, RG = 12 Ω, RD= 15 Ω, see fig. 10b tf LD LS Between lead, 6 mm (0.25") from package and center of die contact D pF nC ns nH G - 7.5 - - - - 4.3 - - - 17 - - - 6.5 V - 200 300 ns - 2.0 2.9 µC S Drain-Source Body Diode Characteristics Continuous Source-Drain Diode Current IS Pulsed Diode Forward Currenta ISM Body Diode Voltage VSD Body Diode Reverse Recovery Time trr Body Diode Reverse Recovery Charge Qrr Forward Turn-On Time ton MOSFET symbol showing the integral reverse p - n junction diode D A G S TJ = 25 °C, IS = - 4.3 A, VGS = 0 Vb TJ = 25 °C, IF = - 6.5 A, dI/dt = -100 A/µsb Intrinsic turn-on time is negligible (turn-on is dominated by LS and LD) Notes a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Pulse width ≤ 300 µs; duty cycle ≤ 2 %. www.vishay.com 2 Document Number: 91167 S-Pending-Rev. A, 16-Jun-08 IRFI9630G, SiHFI9630G Vishay Siliconix TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted Fig. 1 - Typical Output Characteristics, TC = 25 °C Fig. 3 - Typical Transfer Characteristics Fig. 2 - Typical Output Characteristics, TC = 150 °C Fig. 4 - Normalized On-Resistance vs. Temperature Document Number: 91167 S-Pending-Rev. A, 16-Jun-08 www.vishay.com 3 IRFI9630G, SiHFI9630G Vishay Siliconix Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage www.vishay.com 4 Fig. 7 - Typical Source-Drain Diode Forward Voltage Fig. 8 - Maximum Safe Operating Area Document Number: 91167 S-Pending-Rev. A, 16-Jun-08 IRFI9630G, SiHFI9630G Vishay Siliconix RD VDS VGS D.U.T. RG +VDD - 10 V Pulse width ≤ 1 µs Duty factor ≤ 0.1 % Fig. 10a - Switching Time Test Circuit td(on) td(off) tf tr VGS 10 % 90 % VDS Fig. 9 - Maximum Drain Current vs. Case Temperature Fig. 10b - Switching Time Waveforms Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case L Vary tp to obtain required IAS VDS IAS D.U.T. RG - I AS V DD VDS VDD 10 V tp + 0.01 Ω tp VDS Fig. 12a - Unclamped Inductive Test Circuit Document Number: 91167 S-Pending-Rev. A, 16-Jun-08 Fig. 12b - Unclamped Inductive Waveforms www.vishay.com 5 IRFI9630G, SiHFI9630G Vishay Siliconix Fig. 12c - Maximum Avalanche Energy vs. Drain Current Current regulator Same type as D.U.T. 50 kΩ QG - 10 V 12 V 0.2 µF 0.3 µF QGS - QGD D.U.T. VG + VDS VGS - 3 mA Charge IG ID Current sampling resistors Fig. 13a - Basic Gate Charge Waveform www.vishay.com 6 Fig. 13b - Gate Charge Test Circuit Document Number: 91167 S-Pending-Rev. A, 16-Jun-08 IRFI9630G, SiHFI9630G Vishay Siliconix Peak Diode Recovery dV/dt Test Circuit D.U.T. + Circuit layout considerations • Low stray inductance • Ground plane • Low leakage inductance current transformer + - - RG + • dV/dt controlled by RG • ISD controlled by duty factor "D" • D.U.T. - device under test + - VDD Compliment N-Channel of D.U.T. for driver Driver gate drive P.W. Period D= P.W. Period VGS = - 10 V* D.U.T. ISD waveform Reverse recovery current Body diode forward current dI/dt D.U.T. VDS waveform Diode recovery dV/dt Re-applied voltage VDD Body diode forward drop Inductor current Ripple ≤ 5 % * ISD VGS = - 5 V for logic level and - 3 V drive devices Fig. 14 - For P-Channel Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91167. Document Number: 91167 S-Pending-Rev. A, 16-Jun-08 www.vishay.com 7 Legal Disclaimer Notice Vishay Disclaimer All product specifications and data are subject to change without notice. Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product. Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications. Product names and markings noted herein may be trademarks of their respective owners. Document Number: 91000 Revision: 18-Jul-08 www.vishay.com 1