FUJITSU SEMICONDUCTOR DATA SHEET DS06-80106-2E SEMICUSTOM Built-in IF Band Voltage Controlled Oscillator Mask ROM Frequency Synthesizer MB15C700 series ■ DESCRIPTION MB15C700 series is a Phase Locked Loop (PLL) frequency synthesizer of pulse swallow operation with built-in VCO suitable for Intermediate Frequency band synthesizer of mobile phones. The VCO can operate option oscillation frequency by an external inductance and capacitor. The PLL reference divider ratio and comparison divider ratio are fixed , so that it is not required to set the divider ratios by a microcontroller externally. BCC-20 plastic package is miniaturized the device and makes it easier to design. It operates with a supply voltage of 2.5 V typ. (PLLVDD, VCOVDD) and low power consumption current 4.5 mA typ. (PLL + VCO at 400 MHz) is realized by pure- CMOS technology. ■ FEATURES <<PLL>> • Pulse swallow function • 400 MHz High-speed Prescaler : 8/9, 16/17, 32/33 • MASK ROM optinal the comparison and reference dividers : Comparison counter : Main counter : 5 to 4095, Swallow counter : 0 to 31 Reference counter : 5 to 4095 (up to 26 MHZ) • Lock detector circuit: Digital lock detector circuit which is “H” level when PLL is locked. (Continued) ■ PACKAGE 20-pad, plastic BCC LCC-20P-M04 MB15C700 series (Continued) • Charge pump options : H type: Super charger circuit for high speed tuning. (IOH = −4.5 mA, IOL = 4.5 mA at PLLVDD = 2.5 V) L type : Low sensitivity charge pump for direct modulation. (IOH = −1.125 mA, IOL = 1.125 mA at PLLVDD = 2.5 V) <<VCO>> • Integrates vari-cap for VCO • Operating frequency can be arranged by the number of the external inductor and capacitor connected TANK circuit <<COMMON>> • Low power supply voltage : 2.3 V to 2.7 V • Low power supply current : 4.5 mA typ. (PLLVDD = VCOVDD = 2.5 V, fvco = 400 MHz) • Operating temperature : −20 °C to +85 °C ■ PIN ASSIGNMENT (Top View) VCOTNKO VCOout VCOTNKI VCOGND 1 N.C. 20 19 N.C. 16 PLLPS 2 15 PLLfin VCOCNT 3 14 PLLGND VCOPS 4 13 PLLDo VCOVDD 5 12 N.C. LD 6 11 N.C. 7 8 N.C. 18 17 9 10 fout OSCin PLLVDD LCC-20P-M04 2 MB15C700 series ■ PIN DESCRIPTIONS Pin No. Symbol I/O 1 VCOGND Ground for the VCO. 2 N.C. No connection. 3 VCOCNT I VCO control voltage input. Connection to PLLDo terminal via LPF. 4 VCOPS I Power saving control for the VCO. (Open is prohibited.) “H” : Normal mode “L” : Power saving mode 5 VCOVDD Power supply voltage input for VCO. Connect to capacitor between GND. 6 LD O Lock detector signal output. LD = “H” : Locking mode or power saving mode LD = “L” : Unlocking mode. 7 N.C. No connection. 8 OSCin I The reference counter input. Connect with a AC coupling capacitor. 9 fout O Test purpose output. This pin is an open drain output. 10 PLLVDD Power supply voltage input for the PLL. Connect to capacitor between GND 11 N.C. No connection 12 N.C. No connection. 13 PLLDo O PLL charge pump output. Connect to VCOCNT pin via LPF. 14 PLLGND Ground for the PLL. 15 PLLfin I Prescaler input. Connect with an AC coupling capacitor. 16 PLLPS I Power saving control for the PLL. (Open is prohibited.) “H”: Normal mode “L”: Power saving mode 17 N.C. No connection. 18 VCOout O VCO output. 19 VCOTNKI I VCOTANK circuit input. Connect to VCOTNKO pin with inductance and resistance. Connect to capacitor between GND. 20 VCOTNKO O VCOTANK circuit output. Connect to VCOTNKI terminal with inductance and resistance. Connect to capacitor between GND. (max.2.0 pF) Descriptions 3 MB15C700 series ■ BLOCK DIAGRAM PLLVDD 10 OSCin 8 Buffer Amp. PLLPS 16 Power saving control circuit Phase comparator Reference counter (R) Lock detector 9 fout Output selector PLL-Block Charge pump Swallow counter (A) PLLfin 15 Buffer Amp. 6 LD 3 VCOCNT Prescaler (P) PLLGND 14 13 PLLDo Main counter (N) Control circuit VCO-Block 19 VCOTNKI 20 VCOTNKO 18 VCOout 4 14 5 VCOPS VCOVDD VCOGND ■ FUNCTIONAL DESCRIPTIONS Divide ratios of the internal counters can be set optionally according to customer requirements. The divide ratio can be calculated using the following equation. fvco = [ (P × N + A) ] × fosc / R Note: N > A, P > A fvco fosc N A P R 4 : Output frequency of Voltage Controlled Oscillator (VCOout up to 400 MHz) : Reference oscillation frequency (up to 26 MHz) : Divide ratio of the main counter (5 to 4095) : Divide ratio of the swallow counter (0 to 31) : Preset divide ratio of dual modulus prescaler (8/9, 16/17, 32/33) : Divide ratio of the reference counter (5 to 4095) MB15C700 series ■ ABSOLUTE MAXIMUM RATINGS Parameter Power supply voltage Symbol VDD PLLVDD VCOVDD Rating Unit Min. Max. −0.5 4.0 V Output voltage VO −0.5 VDD+0.5 V Input voltage VI −0.5 VDD+0.5 V Output current IO 0 +5.0 mA Tstg −55 +125 °C Storage temperature WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. ■ RECOMMENDED OPERATING CONDITIONS Parameter Power supply voltage Symbol VDD PLLVDD VCOVDD Value Unit Min. Typ. Max. 2.3 2.5 2.7 V Input voltage VIN GND VDD V Operating temperature Ta −20 +85 °C WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device’s electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand. 5 MB15C700 series ■ ELECTRICAL CHARACTERISTICS Parameter Power supply current Power saving current Symbol PLLVDD IPLL VCOVDD IVCO PLLVDD = VCOVDD = 2.5 V PLL-Lock (400 MHz) 4.5 mA PLLVDD IPLLPS PLLPS = “L” 1.0 10.0 µA VCOVDD IVCOPS VCOPS = “L” 1.0 µA PLLfin fin AC coupling by 1000 pF capacitor 100 400 MHz OSCin fOSC AC coupling by 1000 pF capacitor 3 26 MHz Input sensitivity OSCin VOSC AC coupling by 1000 pF capacitor 0.5 Vp-p Input current OSCin IOSC −100 100 µA Output voltage Charge pump type : H PLLDo Charge pump type : L VOH IOH = −0.3 mA PLLVDD −0.8 VOL IOL = 0.3 mA 0.4 IOH PLLVDD = 2.5 V VOH = 1.5 V −4.5 IOL PLLVDD = 2.5 V VOL = 1.0 V 4.5 IOH PLLVDD = 2.5 V VOH = 1.5 V −1.125 IOL PLLVDD = 2.5 V VOL = 1.0 V 1.125 IOFF 0 V ≤ PLLVDO ≤ PLLVDD 3.0 Operating frequency Output current PLLDo Type : H Output current PLLDo Type : L High impedance cutoff current PLLDo *: PLLVDD = VCOVDD = 2.5 V, Ta = +25 °C 6 (Recommended operating conditions unless otherwise noted.) Value Condition Unit Min. Typ.* Max. V mA mA nA MB15C700 series ■ REFERENCE CHARACTERISTICS Parameter Symbol fVCO1 (at VCOCNT = 0.8 V) − fVCO2 (at VCOCNT = 1.8 V) 4.0 MHz −12 dBm ∆±fr −67 Lef2 ∆± (fr × 2) −70 S/N ∆1 kHz C/N1 ∆±50 kHz −68 C/N2 ∆±100 kHz −74 Lsp1 2nd Harmonic (∆fVCO) −3 Lsp2 3rd Harmonic (∆ (fVCO × 2) ) −10 Lsp3 4th Harmonic (∆ (fVCO × 3) ) −18 Lsp4 Other (∆ (fVCO × 4) ) −30 Lsp5 TRX band (∆ (fVCO × 5) ) −35 Lsp6 TRX band (∆ (fVCO × 6) ) −40 Lsp7 ∆ (fVCO × 7) −50 Lsp8 ∆ (fVCO × 8) −55 Lsp9 ∆ (fVCO × 9) −55 Lsp10 ∆ (fVCO × 10) −60 TLOCK PLLPS “L” to “H” fVCO within ± 300 Hz, VVCOout = −12 ± 3 dBm 4.0 ms 0.5 VCOVDD − 0.2 V VCO variable range ∆f VCO output level VVCOout SYN reference leakage Lef1 SYN output S/N SYN output C/N Spurious Lock-up time Condition (PLLVDD = VCOVDD = 2.5 V, Ta = +25 °C) Value Unit Min. Typ. Max. VCO operating ∆VCNT control voltage range dBc dBc dBc dBc *1 : An external components (inductance and capacitor) connected with VCOTANK are recommended to use an component with nominal value within 2%. *2 : An capacitor connected between VCOTNKO and GND is less than 2.0 pF. *3 : The condition of above reference data is fr ≥ 50 kHz. 7 MB15C700 series ■ PHASE COMPARATOR OUTPUT WAVE FORM fr fp tWU tWL LD "Z" PLLDo "Z" High impedance Notes : • Phase error detection range : −2π to +2π • Spikes on Do pulse during locking state are output to prevent dead zone • LD output becomes “L” level when phase error is tWU or more. • LD output becomes “H” level when phase error is tWL or less and continues to be so for three cycles or more. • tWU and tWL depend on OSCin input frequency. tWU ≥ 8/fOSC [s] : i.e. tWU ≥ 625 ns, fOSC = 12.8 MHz tWL ≤ 16/fOSC [s] : i.e. tWL ≤ 1250 ns, fOSC = 12.8 MHz 8 MB15C700 series ■ TYPICAL CHARACTERISTICS 1. fin input sensitivity fin input sensitivity vs. input frequency ,,,,,, ,,,,,, ,,,,,, 10 Input sensitivity Pfin (dBm) 5 0 −5 SPEC −10 −15 −20 PLLVDD = 2.3 V PLLVDD = 2.5 V PLLVDD = 2.7 V −25 −30 −35 −40 −45 −50 0 100 200 300 400 500 600 700 800 900 Input frequency fin (MHz) 2. OSCin input sensitivity OSCin input sensitivity vs. input frequency 10 Input sensitivity VOSC (dBm) 5 0 −5 −10 ,,,,,,, ,,,,,,, Ta = +25 °C, DIV = "H" VCC = 2.4 V VCC = 3.0 V VCC = 3.6 V SPEC −15 −20 −25 −30 −35 −40 −45 −50 0 10 20 30 40 50 60 70 80 90 100 Input frequency fOSC (MHz) 9 MB15C700 series 3. Do output current PLLVDD = 2.5 V Ta = +25 °C IOL 8.0 6.0 4.0 IO (mA) 2.0 0.0 −2.0 −4.0 −6.0 −8.0 0.00 0.50 1.00 1.50 2.00 2.50 3.00 VO (V) PLLVDD = 2.5 V Ta = +25 °C IOH 8.0 6.0 4.0 IO (mA) 2.0 0.0 −2.0 −4.0 −6.0 −8.0 0.00 0.50 1.00 1.50 VO (V) 10 2.00 2.50 3.00 MB15C700 series ■ REFERENCE CHARACTERISTICS DATA PLLVDD = VCOVDD = 2.5 V, Ta = +25 °C fVCO = 129.55 MHz, OSCin = 12.8 MHz, fr = 50 kHz [Measurement circuit] <Loop Filter> <VCOTANK CIRCUIT> 3.3 kΩ DOPLL VCOTNKI 12 pF VCOTNKO 220 nH 510 kΩ VCOCNT 2200 pF 3.3 kΩ 22000 pF 3000 pF 1.5 pF 1. Measurement result Parameter VCO variable range Reference leakage S/N C/N (BW = 21kHz) Spurious Lock-up time Condition Result ∆f fVCO1 (@VCOCNT = 0.8 V) − fVCO2 (@VCOCNT = 1.8 V) 8.657 Lref1 (+) ∆+fr −67.3 Lref1 (−) ∆−fr −66.7 Lref2 (+) ∆+ (fr × 2) −72 Lref2 (−) ∆− (fr × 2) −72 S/N ∆1 kHz −71.3 C/N1 (+) ∆+50 kHz −108 C/N1 (−) ∆−50 kHz −108 C/N2 (+) ∆+100 kHz −113 C/N2 (−) ∆−100 kHz −113 Lsp1 2nd Harmonic (∆fVCO) −4.2 Lsp2 3rd Harmonic (∆ (fVCO × 2) ) −10.8 Lsp3 4th Harmonic (∆ (fVCO × 3) ) −23.3 Lsp4 Other (∆ (fVCO × 4) ) −26.0 Lsp5 TRX band (∆ (fVCO × 5) −29.2 Lsp6 TRX band (∆ (fVCO × 6) ) −35.7 Lsp7 ∆ (fVCO × 7) −44.3 Lsp8 ∆ (fVCO × 8) −49.2 Lsp9 ∆ (fVCO × 9) −51.7 Lsp10 ∆ (fVCO × 10) −60.7 TLOCK PLLPS “L” to “H” fVCO within ± 300 Hz, VVCOout = −12 ± 3 dBm 0.622 MHz dBc dBc dBc/Hz dBc ms 11 MB15C700 series 2. Characteristics wave form • VVCOCNT− fVCOout Characteristics VCOVDD = 2.5 V, Ta = 25 °C 134.0 132.0 fVCOout (MHz) 130.0 128.0 126.0 124.0 122.0 120.0 0.0 0.5 1.0 1.5 VVCOCNT (V) • Spectrum Wave Form (Reference Leakage) Ref-leak ∆ (50 kHz) ATTEN 10 dB RL −10.0 dBm 10 dB/ ∆MKR −67.33 dB 50.0 kHz D S CENTER 129.5500 MHz ∗RBW 1.0 kHz ∗VBW 100 Hz 12 SPAN 250.0 kHz ∗SWP 6.30 s 2.0 2.5 MB15C700 series • Spectrum Wave Form (C/N, S/N, Sprious, Lock-up Time) C/N ∆ (50 kHz) ATTEN 10 dB RL −10.0 dBm 10 dB/ S/N ∆ (1 kHz) ∆MKR −108.0 dB/Hz 50.0 kHz ATTEN 10 dB RL −10.0 dBm 10 dB/ ∆MKR −71.33 dB 1.000 kHz D S D S CENTER 129.5504 MHz SPAN 250.0 kHz ∗RBW 1.0 kHz ∗VBW 30 Hz ∗SWP 21.0 s Lock up time (PSmode to Lock, fVCO within ± 300 Hz) Sprious ATTEN 10 dB RL −10.0 dBm 10 dB/ CENTER 129.550037 MHz SPAN 2.000 kHz ∗RBW 30 Hz ∗VBW 3.0 Hz ∗SWP 3.00 s ∆MKR −4.17 dB 131 MHz (hp) Freq C tlk only waiting for trigger 129.554000 MHz D S 129.550000 MHz START 120 MHz STOP 1.600 GHz ∗RBW 1.0 MHz ∗VBW 1.0 kHz ∗SWP 5.00 s 129.546000 MHz −1.000 ms 4.000 ms 1.000 ms/div T1 667 µs T2 1.289 ms F1 129.549710 MHz F2 129.550290 MHz Std Dev 1.32866 kHz 9.000 ms ∆ 622 µs ∆ 580 Hz 13 MB15C700 series ■ APPLICATION EXAMPLE 1000 pF 1 µF 15 PLLfin 14 PLLGND 13 PLLDo 12 N.C. 16 PLLPS 11 N.C. PLLVDD 10 17 N.C. fout 9 OSCin 8 18 VCOout AC Coupling Max.2.0 pF 19 VCOTNKI N.C. 7 20 VCOTNKO LD 6 VCOGND 1 N.C. 2 VCOCNT 3 VCOPS 4 VCOVDD 5 LPF 1000 pF 1 µF 14 MB15C700 series ■ USAGE PRECAUTIONS To protect against damage by electrostatic discharge, note the following handling precautions: • Store and transport devices in conductive containers. • Use properly grounded workstations, tools, and equipment. • Turn off power before inserting device into or removing device from a socket. • Protect leads with a conductive sheet when transporting a board-mounted device. ■ ORDERING INFORMATION Part number MB15C700PV Package Remarks 20-pad, Plastic BCC (LCC-20P-M04) 15 MB15C700 series ■ PACKAGE DIMENSION 20-pad, plastic BCC (LCC-20P-M04) 3.00(.118)TYP 3.60±0.10(.142±.004) 16 0.80(.031)MAX (Mounting height) 11 11 0.25±0.10 (.010±.004) 16 0.50(.020) TYP 0.25±0.10 (.010±.004) INDEX AREA 3.40±0.10 (.134±.004) 2.70(.106) TYP "D" "A" 1 6 "C" 6 Details of "A" part 0.50±0.10 (.020±.004) 1 0.50(.020) TYP 2.80(.110)REF 0.085±0.04 (.003±.002) (Stand off) 0.05(.002) "B" Details of "B" part 0.50±0.10 (.020±.004) Details of "C" part Details of "D" part 0.50±0.10 (.020±.004) 0.30±0.10 (.012±.004) C0.20(.008) 0.60±0.10 (.024±.004) C 0.30±0.10 (.012±.004) 0.60±0.10 (.024±.004) 0.40±0.10 (.016±.004) 1999 FUJITSU LIMITED C20055S-1C-1 Dimensions in mm (inches) 16 MB15C700 series ■ CUSTOMER REQUESTING SPECIFICATIONS Parameter fVCO VCO output frequency fORC Reference oscillation frequency Comparison divider Reference divider N Main counter divide ratio A Swallow counter divide ratio P Prescaler divide ratio R Reference counter divide ratio fr Reference frequency CP Charge pump type Option Requirements 100 to 400 MHz fVCO = [ (P × N) + A] × fr (N > A, P > A) 3 to 26 MHz fOSC = R × fr 5 to 4095 0 to 31 8/9, 16/17 or 32/33 5 to 4095 Option H type (high-speed sync) or L type (Low sensitivity) ES request date/qty. Typically 4 weeks from spec. fix to the first ES. CS request date/qty. MP request date/qty. Customer comments 17 MB15C700 series FUJITSU LIMITED For further information please contact: Japan FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588, Japan Tel: +81-44-754-3763 Fax: +81-44-754-3329 http://www.fujitsu.co.jp/ North and South America FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000 Fax: +1-408-922-9179 Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST) Tel: +1-800-866-8608 Fax: +1-408-922-9179 http://www.fujitsumicro.com/ Europe FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fujitsu-fme.com/ Asia Pacific FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220 http://www.fmap.com.sg/ Korea FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 F0007 FUJITSU LIMITED Printed in Japan All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams. The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED. FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.). CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval. Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.