Revised June 1999 74LVT162240 • 74LVTH162240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs and 25Ω Series Resistors in the Outputs General Description The LVT162240 and LVTH162240 contain sixteen inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Individual 3-STATE control inputs can be shorted together for 8-bit or 16-bit operation. The LVT162240 and LVTH162240 are designed with equivalent 25Ω series resistance in both the HIGH and LOW states of the output. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters. The LVTH162240 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs. These inverting buffers and line drivers are designed for low-voltage (3.3V) VCC applications, but with the capability to provide a TTL interface to a 5V environment. The LVT162240 and LVTH162240 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation. Features ■ Input and output interface capability to systems at 5V VCC ■ Outputs include equivalent series resistance of 25Ω to make external termination resistors unnecessary and reduce overshoot and undershoot ■ Bushold data inputs eliminate the need for external pullup resistors to hold unused inputs (74LVTH162240), also available without bushold feature (74LVT162240). ■ Live insertion/extraction permitted ■ Power Up/Down high impedance provides glitch-free bus loading ■ Functionally compatible with the 74 series 162240 ■ Latch-up performance exceeds 500 mA Ordering Code: Order Number Package Number 74LVT162240MEA MS48A Package Description 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300” Wide 74LVT162240MTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide 74LVTH162240MEA MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300” Wide 74LVTH162240MTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Logic Symbol Pin Descriptions Pin Names © 1999 Fairchild Semiconductor Corporation DS012490 Description OEn Output Enable Inputs (Active LOW) I0–I15 Inputs O0–O15 3-STATE Outputs www.fairchildsemi.com 74LVT162240 • 74LVTH162240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs and 25Ω Series Resistors in the Outputs June 1999 74LVT162240 • 74LVTH162240 Connection Diagram Truth Table Inputs Outputs OE1 I0–I3 O0–O3 L L H L H L H X Z Inputs Outputs OE2 I4–I7 O4–O7 L L H L H H L X Z Inputs Outputs OE3 I8–I11 O8–O11 L L H L H L H X Z Inputs Outputs OE4 I12–I15 O12–O15 L L H L H L H X Z H = HIGH Voltage Level X = Immaterial L = LOW Voltage Level Z = High Impedance Functional Description The LVT162240 and LVTH162240 contain sixteen inverting buffers with 3-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins may be shorted together to obtain full 16-bit operation. The 3- STATE outputs are controlled by an Output Enable (OEn) input for each nibble. When OEn is LOW, the outputs are in 2-state mode. When OEn is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs. Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. www.fairchildsemi.com 2 Symbol Parameter Value Conditions Units VCC Supply Voltage −0.5 to +4.6 VI DC Input Voltage −0.5 to +7.0 VO Output Voltage −0.5 to +7.0 Output in 3-STATE −0.5 to +7.0 Output in HIGH or LOW State (Note 2) V V V IIK DC Input Diode Current −50 VI < GND mA IOK DC Output Diode Current −50 VO < GND mA IO DC Output Current 64 VO > VCC Output at HIGH State 128 VO > VCC Output at LOW State mA ICC DC Supply Current per Supply Pin ±64 mA IGND DC Ground Current per Ground Pin ±128 mA TSTG Storage Temperature −65 to +150 °C Recommended Operating Conditions Symbol Parameter VCC Supply Voltage VI Input Voltage Min Max 2.7 3.6 Units V 0 5.5 V IOH HIGH-Level Output Current −12 mA IOL LOW-Level Output Current 12 mA TA Free Air Operating Temperature ∆t/∆V Input Edge Rate, VIN = 0.8V–2.0V, VCC = 3.0V −40 +85 °C 0 10 ns/V Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 2: IO Absolute Maximum Rating must be observed. DC Electrical Characteristics Symbol Parameter TA = −40°C to +85°C VCC (V) Min Typ Max Units Conditions (Note 3) −1.2 VIK Input Clamp Diode Voltage VIH Input HIGH Voltage 2.7–3.6 2.7 VIL Input LOW Voltage 2.7–3.6 VOH Output HIGH Voltage 2.7–3.6 VCC−0.2 3.0 2.0 VOL Output LOW Voltage 2.7 II(HOLD) Bushold Input Minimum Drive 3.0 2.0 0.8 0.8 75 V V µA −75 (Note 4) II = −18 mA VO ≤ 0.1V or VO ≥ VCC − 0.1V V 0.2 3.0 V V IOH = −12 mA IOL = 100 µA IOL = 12 mA VI = 0.8V VI = 2.0V 3.0 (Note 4) Bushold Input Over-Drive Current to Change State II Input Current 3.6 10 VI = 5.5V Control Pins 3.6 ±1 VI = 0V or VCC Data Pins 3.6 −5 II(OD) 500 IOH = −100 µA µA −500 µA Power Off Leakage Current IPU/PD Power Up/Down 3-STATE Current (Note 6) VI = 0V VI = VCC 1 IOFF (Note 5) 0 ±100 µA 0–1.5V ±100 µA 0V ≤ VI or VO ≤ 5.5V VO = 0.5V to 3.0V VI = GND or VCC IOZL 3-STATE Output Leakage Current 3.6 −5 µA VO = 0.5V IOZH 3-STATE Output Leakage Current 3.6 5 µA VO = 3.0V IOZH+ 3-STATE Output Leakage Current 3.6 10 µA VCC < VO ≤ 5.5V ICCH Power Supply Current 3.6 0.19 mA Outputs HIGH ICCL Power Supply Current 3.6 5 mA Outputs LOW ICCZ Power Supply Current 3.6 0.19 mA Outputs Disabled 3 www.fairchildsemi.com 74LVT162240 • 74LVTH162240 Absolute Maximum Ratings(Note 1) 74LVT162240 • 74LVTH162240 DC Electrical Characteristics Symbol Parameter (Continued) TA = −40°C to +85°C VCC (V) Max Units 3.6 0.19 mA 3.6 0.2 mA Min Typ Conditions (Note 3) ICCZ+ Power Supply Current ∆ICC Increase in Power Supply Current (Note 7) VCC ≤ VO ≤ 5.5V, Outputs Disabled One Input at VCC − 0.6V Other Inputs at VCC or GND Note 3: All typical values are at VCC = 3.3V, TA = 25°C. Note 4: Applies to bushold versions only (74LVTH162240). Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH. Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW. Note 7: This is the increase in supply current for each input that is at the specified voltage level rather than VCC or GND. Dynamic Switching Characteristics Symbol Parameter (Note 8) TA = 25°C VCC (V) Min Typ Max Units Conditions CL = 50 pF, RL = 500Ω VOLP Quiet Output Maximum Dynamic VOL 3.3 0.8 V (Note 9) VOLV Quiet Output Minimum Dynamic VOL 3.3 −0.8 V (Note 9) Note 8: Characterized in SSOP package. Guaranteed parameter, but not tested. Note 9: Max number of outputs defined as (n). n−1 data inputs are driven 0V to 3V. Output under test held LOW. AC Electrical Characteristics TA = −40°C to +85°C, CL = 50 pF, RL = 500Ω Symbol VCC = 3.3V ±0.3V Parameter Min Typ VCC = 2.7V Max Min Max 1.0 4.0 1.0 4.8 1.0 4.0 1.0 4.6 1.0 4.8 1.0 5.7 1.0 4.9 1.0 6.1 2.0 4.9 2.0 5.4 2.0 4.5 2.0 4.5 Units (Note 10) tPLH Propagation Delay Data to Output tPHL tPZH Output Enable Time tPZL tPHZ Output Disable Time tPLZ tOSHL Output to Output Skew tOSLH (Note 11) 1.0 ns ns ns 1.0 ns Note 10: All typical values are at VCC = 3.3V, TA = 25°C. Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH). Capacitance Symbol (Note 12) Typical Units CIN Input Capacitance Parameter VCC = 0V, VI = 0V or VCC Conditions 4 pF COUT Output Capacitance VCC = 3.0V, VO = 0V or VCC 8 pF Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012. www.fairchildsemi.com 4 74LVT162240 • 74LVTH162240 Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300” Wide Package Number MS48A 5 www.fairchildsemi.com 74LVT162240 • 74LVTH162240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs and 25Ω Series Resistors in the Outputs Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48 Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com www.fairchildsemi.com 6