Revised March 2000 DM74LS573 Octal D-Type Latch with 3-STATE Outputs General Description Features The DM74LS573 is a high speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs. ■ Inputs and outputs on opposite sides of package allowing easy interface with microprocessors This device is functionally identical to the DM74LS373, but has different pinouts. ■ Functionally identical to DM74LS373 ■ Useful as input or output port for microprocessors ■ Input clamp diodes limit high speed termination effects ■ Fully TTL and CMOS compatible Ordering Code: Order Number Package Number Package Description DM74LS573WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide DM74LS573N N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Logic Symbol Connection Diagram VCC = Pin 20 GND = Pin 10 Pin Descriptions Pin Names Function Tables Description Output Latch Enable Enable Latch Enable Input (Active HIGH) L H H OE 3-STATE Output Enable Input (Active LOW) L H L L O0–O7 3-STATE Latch Outputs L L X QO H X X Z D0–D7 Data Inputs LE D Output O H L = LOW State H = HIGH State X = Don't Care Z = High Impedance State QO = Previous Condition of O © 2000 Fairchild Semiconductor Corporation DS009814 www.fairchildsemi.com DM74LS573 Octal D-Type Latch with 3-STATE Outputs October 1988 DM74LS573 Absolute Maximum Ratings(Note 1) Supply Voltage Note 1: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation. 7V Input Voltage 7V 0°C to +70°C Operating Free Air Temperature Range −65°C to +150°C Storage Temperature Range Recommended Operating Conditions Symbol Parameter Min Nom Max Units 4.75 5 5.25 V VCC Supply Voltage VIH HIGH Level Input Voltage VIL LOW Level Input Voltage 0.8 V IOH HIGH Level Input Current −2.6 mA IOL LOW Level Output Current 24 mA TA Free Air Operating Temperature 70 °C 2 V 0 Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted) Symbol Parameter Conditions VI Input Clamp Voltage VCC = Min, II = −18 mA VOH HIGH Level VCC = Min, IOH = Max, Output Voltage VIL = Max VOL LOW Level VCC = Min, IOL = Max, Output Voltage VIH = Min Min 2.7 IOL = 4 mA, VCC = Min Typ (Note 2) Max Units −1.5 V 3.4 V 0.35 0.5 0.25 0.4 V II Input Current @ Max Input Voltage VCC = Max, VI = 7V 1 IIH HIGH Level Input Current VCC = Max, VI = 2.7V 20 µA IIL LOW Level Input Current VCC = Max, VI = 0.4V −0.4 mA −130 mA 50 mA 20 µA −20 µA Short Circuit VCC = Max Output Current (Note 3) ICC Supply Current VCC = Max IOZH 3-STATE Output VCC = VCCH OFF Current HIGH VOZH = 2.7V 3-STATE Output VCC = VCCH OFF Current LOW VOZL = 0.4V IOS IOZL −30 Note 2: All typicals are at VCC = 5V, TA = 25°C. Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second. www.fairchildsemi.com 2 mA at VCC = 5V and TA = 25°C RL = 2 kΩ, Symbol CL = 50 pF Parameter Min Units Max tPLH Propagation Delay 27 tPHL Data to Q 18 tPLH Propagation Delay 36 tPHL LE to Q 25 tPZH 3-STATE Enable Time 20 tPZL OE to Q 25 tPHZ 3-STATE Enable Time 20 tPLZ OE to Q 25 tS(H) Setup Time (HIGH/LOW) 3 tS(L) Data to LE 7 tH(H) Hold Time (HIGH/LOW) 10 tH(L) Data to LE 10 tW(H) Pulse Width (HIGH) 15 Data to LE 3 ns ns ns ns ns ns ns www.fairchildsemi.com DM74LS573 Switching Characteristics DM74LS573 Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M20B www.fairchildsemi.com 4 DM74LS573 Octal D-Type Latch with 3-STATE Outputs Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 5 www.fairchildsemi.com