MOTOROLA MC74AC534DW

OCTAL D-TYPE
FLIP-FLOP WITH
3-STATE OUTPUTS
The MC74AC534/74ACT534 is a high-speed, low-power octal D-type flip-flop
featuring separate D-type inputs for each flip-flop and 3-state outputs for bus
oriented applications. A buffered Clock (CP) and Output Enable (OE) are common
to all flip flops. The ′AC/ACT534 is the same as the ′AC/ACT374 except that the
outputs are inverted.
• Edge-Triggered D-Type Inputs
• Buffered Positive Edge-Triggered Clock
• 3-State Outputs for Bus Oriented Applications
VCC
O7
D7
D6
O6
O5
D5
D4
O4
CP
20
19
18
17
16
15
14
13
12
11
1
2
3
4
5
6
7
8
9
10
OE
O0
D0
D1
O1
O2
D2
D3
O3
GND
N SUFFIX
CASE 738-03
PLASTIC
DW SUFFIX
CASE 751D-04
PLASTIC
PIN NAMES
D0–D7
CP
OE
O0–O7
Data Inputs
Clock Pulse Input
3-State Output Enable Input
Complementary 3-State Outputs
LOGIC SYMBOL
3
11
1
5-1
7
8 13 14 17 18
D0 D1 D2 D3 D4 D5 D6 D7
CP
OE
O0 O1 O2 O3 O4 O5 O6 O7
2
FACT DATA
4
5
6
9 12 15 16 19
MC74AC534 MC74ACT534
FUNCTIONAL DESCRIPTION
The MC74AC534/74ACT534 consists of eight edge-triggered
flip-flops with individual D-type inputs and 3-state true outputs.
The buffered clock and buffered Output Enable are common
to all flip-flops. The eight flip-flops will store the state of their
individual D inputs that meet the setup and hold times
requirements on the LOW-to-HIGH Clock (CP) transition. With
the Output Enable (OE) LOW, the contents of the eight
flip-flops are available at the outputs. When the OE is HIGH,
the outputs go to the high impedance state. Operation of the
OE input does not affect the state of the flip-flops.
LOGIC DIAGRAM
D0
D1
D2
D3
D4
D5
D6
D7
CP
CP
D
CP
Q
D
Q
CP
D
Q
CP
D
Q
CP
D
Q
CP
D
Q
CP
D
Q
CP
D
Q
OE
O0
O1
O2
O3
O4
O5
O6
O7
Please note that this diagram is provided only for the understanding of logic
operations and should not be used to estimate propagation delays.
MAXIMUM RATINGS*
Symbol
Parameter
Value
Unit
–0.5 to +7.0
V
VCC
DC Supply Voltage (Referenced to GND)
Vin
DC Input Voltage (Referenced to GND)
–0.5 to VCC +0.5
V
Vout
DC Output Voltage (Referenced to GND)
–0.5 to VCC +0.5
V
Iin
DC Input Current, per Pin
±20
mA
Iout
DC Output Sink/Source Current, per Pin
±50
mA
ICC
DC VCC or GND Current per Output Pin
±50
mA
Tstg
Storage Temperature
–65 to +150
°C
* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended
Operating Conditions.
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
VCC
Supply Voltage
Vin, Vout
DC Input Voltage, Output Voltage (Ref. to GND)
tr, tf
Input Rise and Fall Time (Note 1)
′AC Devices except Schmitt Inputs
tr, tf
Input Rise and Fall Time (Note 2)
′ACT Devices except Schmitt Inputs
TJ
Junction Temperature (PDIP)
TA
Operating Ambient Temperature Range
IOH
IOL
Min
Typ
Max
′AC
2.0
5.0
6.0
′ACT
4.5
5.0
5.5
0
VCC
VCC @ 3.0 V
150
VCC @ 4.5 V
40
VCC @ 5.5 V
25
VCC @ 4.5 V
10
VCC @ 5.5 V
8.0
Unit
V
V
ns/V
ns/V
140
°C
85
°C
Output Current — High
–24
mA
Output Current — Low
24
mA
–40
1. Vin from 30% to 70% VCC; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. Vin from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.
FACT DATA
5-2
25
MC74AC534 MC74ACT534
DC CHARACTERISTICS
Symbol
Parameter
VCC
(V)
74AC
74AC
TA = +25°C
TA =
–40°C to +85°C
Typ
VIH
VIL
VOH
Conditions
Guaranteed Limits
Minimum High Level
Input Voltage
3.0
4.5
5.5
1.5
2.25
2.75
2.1
3.15
3.85
2.1
3.15
3.85
V
VOUT = 0.1 V
or VCC – 0.1 V
Maximum Low Level
Input Voltage
3.0
4.5
5.5
1.5
2.25
2.75
0.9
1.35
1.65
0.9
1.35
1.65
V
VOUT = 0.1 V
or VCC – 0.1 V
Minimum High Level
Output Voltage
3.0
4.5
5.5
2.99
4.49
5.49
2.9
4.4
5.4
2.9
4.4
5.4
V
2.56
3.86
4.86
2.46
3.76
4.76
0.1
0.1
0.1
0.1
0.1
0.1
3.0
4.5
5.5
0.36
0.36
0.36
0.44
0.44
0.44
3.0
4.5
5.5
VOL
Unit
Maximum Low Level
Output Voltage
3.0
4.5
5.5
0.002
0.001
0.001
IOUT = –50 µA
V
*VIN = VIL or VIH
–12 mA
IOH
–24 mA
–24 mA
IOUT = 50 µA
V
V
*VIN = VIL or VIH
12 mA
IOL
24 mA
24 mA
IIN
Maximum Input
Leakage Current
5.5
±0.1
±1.0
µA
VI = VCC, GND
IOZ
Maximum
3-State
Current
5.5
±0.5
±5.0
µA
VI (OE) = VIL, VIH
VI = VCC, GND
VO = VCC, GND
5.5
75
mA
VOLD = 1.65 V Max
5.5
–75
mA
VOHD = 3.85 V Min
80
µA
VIN = VCC or GND
IOLD
IOHD
ICC
†Minimum Dynamic
Output Current
Maximum Quiescent
Supply Current
5.5
8.0
* All outputs loaded; thresholds on input associated with output under test.
† Maximum test duration 2.0 ms, one output loaded at a time.
Note: IIN and ICC @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V VCC.
FACT DATA
5-3
MC74AC534 MC74ACT534
AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)
Symbol
Parameter
VCC*
(V)
Min
74AC
74AC
TA = +25°C
CL = 50 pF
TA = –40°C
to +85°C
CL = 50 pF
Typ
Max
Min
Max
Unit
Fig.
No.
fmax
Maximum Clock
Frequency
3.3
5.0
70
150
70
150
70
140
70
140
MHz
3-3
tPLH
Propagation Delay
CP to On
3.3
5.0
3.0
2.5
14.0
10.5
2.5
2.0
16.0
12.0
ns
3-6
tPHL
Propagation Delay
CP to On
3.3
5.0
3.0
2.5
13.0
9.5
2.5
2.0
15.0
11.0
ns
3-6
tPZH
Output Enable Time
OE to On
3.3
5.0
3.0
2.5
12.5
10.0
2.5
2.0
14.0
11.5
ns
3-7
tPZL
Output Enable Time
OE to On
3.3
5.0
3.0
2.5
12.5
10.0
2.5
2.0
14.0
11.5
ns
3-8
tPHZ
Output Disable Time
OE to On
3.3
5.0
2.0
1.5
13.5
11.5
1.5
1.0
15.0
12.5
ns
3-7
tPLZ
Output Disable Time
OE to On
3.3
5.0
2.0
1.5
12.0
10.0
1.5
1.0
13.5
11.0
ns
3-8
Unit
Fig.
No.
* Voltage Range 3.3 V is 3.3 V ±0.3 V.
Voltage Range 5.0 V is 5.0 V ±0.5 V.
AC OPERATING REQUIREMENTS
Symbol
Parameter
VCC*
(V)
Typ
74AC
74AC
TA = +25°C
CL = 50 pF
TA = –40°C
to +85°C
CL = 50 pF
Guaranteed Minimum
ts
Setup Time, HIGH or LOW
Dn to CP
3.3
5.0
5.0
3.5
6.5
4.0
ns
3-9
th
Hold Time, HIGH or LOW
Dn to CP
3.3
5.0
1.0
1.0
1.5
1.5
ns
3-9
tw
CP Pulse Width
HIGH or LOW
3.3
5.0
5.0
3.5
6.5
4.0
ns
3-6
* Voltage Range 3.3 V is 3.3 V ±0.3 V.
Voltage Range 5.0 V is 5.0 V ±0.5 V.
FACT DATA
5-4
MC74AC534 MC74ACT534
DC CHARACTERISTICS
Symbol
Parameter
VCC
(V)
74ACT
74ACT
TA = +25°C
TA =
–40°C to +85°C
Typ
Guaranteed Limits
Unit
Conditions
VIH
Minimum High Level
Input Voltage
4.5
5.5
1.5
1.5
2.0
2.0
2.0
2.0
V
VOUT = 0.1 V
or VCC – 0.1 V
VIL
Maximum Low Level
Input Voltage
4.5
5.5
1.5
1.5
0.8
0.8
0.8
0.8
V
VOUT = 0.1 V
or VCC – 0.1 V
VOH
Minimum High Level
Output Voltage
4.5
5.5
4.49
5.49
4.4
5.4
4.4
5.4
V
3.86
4.86
3.76
4.76
0.1
0.1
0.1
0.1
4.5
5.5
0.36
0.36
0.44
0.44
V
*VIN = VIL or VIH
24 mA
IOL
24 mA
±0.1
±1.0
µA
VI = VCC, GND
1.5
mA
VI = VCC – 2.1 V
±5.0
µA
VI (OE) = VIL, VIH
VI = VCC, GND
VO = VCC, GND
5.5
75
mA
VOLD = 1.65 V Max
5.5
–75
mA
VOHD = 3.85 V Min
80
µA
VIN = VCC or GND
4.5
5.5
VOL
Maximum Low Level
Output Voltage
4.5
5.5
IIN
Maximum Input
Leakage Current
5.5
∆ICCT
Additional Max. ICC/Input
5.5
IOZ
Maximum
3-State
Current
5.5
IOLD
IOHD
ICC
†Minimum Dynamic
Output Current
Maximum Quiescent
Supply Current
0.001
0.001
0.6
±0.5
5.5
8.0
* All outputs loaded; thresholds on input associated with output under test.
† Maximum test duration 2.0 ms, one output loaded at a time.
FACT DATA
5-5
V
V
IOUT = –50 µA
*VIN = VIL or VIH
–24 mA
IOH
–24 mA
IOUT = 50 µA
MC74AC534 MC74ACT534
AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)
Symbol
Parameter
VCC*
(V)
74ACT
74ACT
TA = +25°C
CL = 50 pF
TA = –40°C
to +85°C
CL = 50 pF
Min
Typ
Max
Min
Unit
Fig.
No.
MHz
3-3
Max
fmax
Maximum Clock
Frequency
5.0
tPLH
Propagation Delay
CP to On
5.0
2.5
6.5
11.5
2.0
12.5
ns
3-6
tPHL
Propagation Delay
CP to On
5.0
2.0
6.0
10.5
2.0
12
ns
3-6
tPZH
Output Enable Time
OE to On
5.0
2.5
6.5
12
2.0
12.5
ns
3-7
tPZL
Output Enable Time
OE to On
5.0
2.0
6.0
11
2.0
11.5
ns
3-8
tPHZ
Output Disable Time
OE to On
5.0
1.5
7.0
12.5
1.0
13.5
ns
3-7
tPLZ
Output Disable Time
OE to On
5.0
1.5
5.5
10.5
1.0
10.5
ns
3-8
Unit
Fig.
No.
100
120
* Voltage Range 5.0 V is 5.0 V ±0.5 V.
AC OPERATING REQUIREMENTS
Symbol
Parameter
VCC*
(V)
74ACT
74ACT
TA = +25°C
CL = 50 pF
TA = –40°C
to +85°C
CL = 50 pF
Typ
Guaranteed Minimum
ts
Setup Time, HIGH or LOW
Dn to CP
5.0
1.0
3.5
4.0
ns
3-9
th
Hold Time, HIGH or LOW
Dn to CP
5.0
–1.0
1.0
1.5
ns
3-9
tw
CP Pulse Width
HIGH or LOW
5.0
2.0
3.5
3.5
ns
3-6
* Voltage Range 5.0 V is 5.0 V ±0.5 V.
CAPACITANCE
Symbol
Parameter
Value
Typ
Unit
Test Conditions
CIN
Input Capacitance
4.5
pF
VCC = 5.0 V
CPD
Power Dissipation Capacitance
40
pF
VCC = 5.0 V
FACT DATA
5-6
MC74AC534 MC74ACT534
OUTLINE DIMENSIONS
N SUFFIX
PLASTIC DIP PACKAGE
CASE 738–03
ISSUE E
–A–
20
11
1
10
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEAD WHEN
FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD
FLASH.
B
L
C
–T–
K
SEATING
PLANE
M
N
E
G
F
J
D
20 PL
0.25 (0.010)
20 PL
0.25 (0.010)
M
T A
M
M
DW SUFFIX
PLASTIC SOIC PACKAGE
CASE 751D–04
ISSUE E
–A–
20
11
–B–
10X
P
0.010 (0.25)
1
M
B
M
10
20X
J
D
0.010 (0.25)
M
T A
B
S
S
F
R X 45 _
C
–T–
18X
G
SEATING
PLANE
K
T B
M
DIM
A
B
C
D
E
F
G
J
K
L
M
N
INCHES
MIN
MAX
1.010
1.070
0.240
0.260
0.150
0.180
0.015
0.022
0.050 BSC
0.050
0.070
0.100 BSC
0.008
0.015
0.110
0.140
0.300 BSC
0_
15 _
0.020
0.040
MILLIMETERS
MIN
MAX
25.66
27.17
6.10
6.60
3.81
4.57
0.39
0.55
1.27 BSC
1.27
1.77
2.54 BSC
0.21
0.38
2.80
3.55
7.62 BSC
0_
15_
0.51
1.01
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.150
(0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE
DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.13
(0.005) TOTAL IN EXCESS OF D
DIMENSION AT MAXIMUM MATERIAL
CONDITION.
MILLIMETERS
INCHES
DIM MIN
MAX
MIN
MAX
A
12.65
12.95
0.499
0.510
B
7.40
7.60
0.292
0.299
C
2.35
2.65
0.093
0.104
D
0.35
0.49
0.014
0.019
F
0.50
0.90
0.020
0.035
G
1.27 BSC
0.050 BSC
J
0.25
0.32
0.010
0.012
K
0.10
0.25
0.004
0.009
M
0_
7_
0_
7_
P
10.05
10.55
0.395
0.415
R
0.25
0.75
0.010
0.029
M
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and
specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters can and do vary in different
applications. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Motorola does
not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in
systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of
the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such
unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless
against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.
Motorola and
are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
How to reach us:
USA/EUROPE: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447
JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki,
6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315
MFAX: [email protected] –TOUCHTONE (602) 244–6609
INTERNET: http://Design–NET.com
HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298
◊
FACT DATA
5-7
*MC74AC534/D*
MC74AC534/D