74AC16541 16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (NON INVERTED) ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 4.5 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 8 µA (MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 24 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC(OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 16541 IMPROVED LATCH-UP IMMUNITY TSSOP ORDER CODES PACKAGE TSSOP TUBE T&R 74AC16541TTR PIN CONNECTION DESCRIPTION The 74AC16541 is an advanced high-speed CMOS 16-BIT BUS BUFFER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS tecnology. This is composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffers section, the 3 STATE control gate operates as a two input AND such that if either nG1 and nG2 are high, all outputs are in the high impedence state. February 2003 1/9 74AC16541 INPUT AND OUTPUT EQUIVALENT CIRCUIT IEC LOGIC SYMBOLS PIN DESCRIPTION PIN No 1, 48 2, 3, 5, 6, 8, 9, 11, 12 13, 14, 16, 17, 19, 20, 22, 23 24, 25 36, 35, 33, 32, 30, 29, 27, 26 47, 46, 44, 43, 41, 40, 38, 37 4, 10, 15, 21, 28, 34, 39, 45 7, 18, 31, 42 SYMBOL NAME AND FUNCTION 1G1, 1G2 Output Enable Inputs 1Y1 to 1Y8 Data Outputs 2Y1 to 2Y8 Data Outputs 2G1, 2G2 Output Enable Inputs 2A1 to 2A8 Data Outputs 1A1 to 1A8 Data Outputs GND Ground (0V) VCC Positive Supply Voltage TRUTH TABLE INPUTS G1 G2 An Yn H X L L X H L L X X H L Z Z H L X : Don’t Care Z : High Impedance 2/9 OUTPUT 74AC16541 ABSOLUTE MAXIMUM RATINGS Symbol VCC Parameter Supply Voltage VI DC Input Voltage VO DC Output Voltage IIK Value Unit -0.5 to +7.0 V -0.5 to +7.0 V -0.5 to VCC + 0.5 V DC Input Diode Current ± 20 mA IOK DC Output Diode Current ± 50 mA IO DC Output Current ICC or IGND DC VCC or Ground Current Tstg Storage Temperature TL Lead Temperature (10 sec) ± 50 mA ± 400 mA -65 to +150 °C 300 °C Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied RECOMMENDED OPERATING CONDITIONS Symbol VCC Parameter Supply Voltage Value Unit 2 to 6 V VI Input Voltage 0 to VCC V VO Output Voltage 0 to VCC V Top Operating Temperature dt/dv Input Rise and Fall Time (note 1) VCC = 3.0, 4.5 or 5.5 -55 to 125 0 to 8 °C ns/V 1) VIN from 30% to 70% of VCC 3/9 74AC16541 DC SPECIFICATIONS Test Condition Symbol VIH VIL VOH VOL II IOZ ICC Parameter High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage Input Leakage Current High Impedance Output Leakage Current Quiescent Supply Current Value TA = 25 °C VCC (V) 3.0 4.5 5.5 3.0 4.5 5.5 VO = 0.1 V or VCC-0.1V Min. Typ. 2.1 3.15 3.85 1.5 2.25 2.75 1.5 2.25 2.75 VO = 0.1 V or VCC-0.1V Max. -40 to 85°C -55 to 125°C Min. Min. Max. 2.1 3.15 3.85 0.9 1.35 1.65 Max. 2.1 3.15 3.85 0.9 1.35 1.65 Unit V 0.9 1.35 1.65 V 3.0 IO=-50 µA 2.9 2.99 2.9 2.9 4.5 IO=-50 µA 4.4 4.49 4.4 4.4 5.5 IO=-50 µA 5.4 5.49 5.4 5.4 3.0 IO=-12 mA 2.56 2.46 2.46 4.5 IO=-24 mA 3.86 3.76 3.76 5.5 IO=-24 mA 4.86 3.0 IO=50 µA 0.002 0.1 0.1 0.1 4.5 IO=50 µA 0.001 0.1 0.1 0.1 5.5 IO=50 µA 0.001 0.1 0.1 0.1 3.0 IO=12 mA 0.36 0.44 0.44 4.5 IO=24 mA 0.36 0.44 0.44 5.5 VI = VCC or GND ± 0.1 ±1 ±1 µA 5.5 VI = VIH or VIL VO = VCC or GND ± 0.5 ±5 ±5 µA 5.5 VI = VCC or GND 8 80 80 µA 4.76 V 4.76 V AC ELECTRICAL CHARACTERISTICS ( C L = 50 pF, RL = 500 Ω, Input tr = tf = 3ns) Test Condition Symbol Parameter VCC (V) CL (pF) Value TA = 25°C Min. Typ. Max. -40 to 85°C -55 to 125°C Min. Min. Max. Max. tPLH tPHL Propagation Delay Time A to Y tPZL tPZH Output Enable Time 3.3(*) 6.3 7.5 9.5 9.5 5.0(**) 4.5 7.0 9.0 9.0 3.3(*) 8.5 10.0 12.0 12.0 5.0(**) 5.5 7.0 9.0 9.0 tPLZ tPHZ Output Disable Time 3.3(*) 7.5 9.0 11.5 11.5 (**) 6.0 8.0 11.0 11.0 (*) Voltage range is 3.3V ± 0.3V (**) Voltage range is 5.0V ± 0.5V 4/9 5.0 Unit ns ns ns 74AC16541 CAPACITIVE CHARACTERISTICS Test Condition Symbol Parameter CIN Input Capacitance COUT Output Capacitance Power Dissipation Capacitance (note 1) CPD TA = 25°C VCC (V) 5.0 Value Min. fIN = 10MHz Typ. Max. 7 10 -40 to 85°C -55 to 125°C Min. Min. Max. Unit Max. 10 10 pF 14 pF 25 pF 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/ 16 TEST CIRCUIT TEST SWITCH tPLH, tPHL Open tPZL, tPLZ tPZH, tPHZ VCC GND CL = 50 pF or equivalent (includes jig and probe capacitance) RL = R1 = 500 Ω or equivalent RT = ZOUT of pulse generator (typically 50Ω) 5/9 74AC16541 WAVEFORM 1: PROPAGATION DELAYS (f=1MHz; 50% duty cycle) WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle) 6/9 74AC16541 TSSOP48 MECHANICAL DATA mm. inch DIM. MIN. TYP MAX. A MIN. TYP. 1.2 A1 0.05 0.047 0.15 A2 MAX. 0.002 0.006 0.9 0.035 b 0.17 0.27 0.0067 0.011 c 0.09 0.20 0.0035 0.0079 D 12.4 12.6 0.488 0.496 E 8.1 BSC E1 6.0 0.318 BSC 6.2 e 0.236 0.5 BSC 0.244 0.0197 BSC K 0˚ 8˚ 0˚ 8˚ L 0.50 0.75 0.020 0.030 A A2 A1 b K e L E c D E1 PIN 1 IDENTIFICATION 1 7065588C 7/9 74AC16541 Tape & Reel TSSOP48 MECHANICAL DATA mm. inch DIM. MIN. A MAX. MIN. 330 13.2 TYP. MAX. 12.992 C 12.8 D 20.2 0.795 N 60 2.362 T 8/9 TYP 0.504 30.4 0.519 1.197 Ao 8.7 8.9 0.343 0.350 Bo 13.1 13.3 0.516 0.524 Ko 1.5 1.7 0.059 0.067 Po 3.9 4.1 0.153 0.161 P 11.9 12.1 0.468 0.476 74AC16541 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. © The ST logo is a registered trademark of STMicroelectronics © 2003 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com 9/9