SAMSUNG K7B321835C

K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
36Mb Sync. Burst SRAM Specification
100LQFP with Pb / Pb-Free
(RoHS compliant)
INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS,
AND IS SUBJECT TO CHANGE WITHOUT NOTICE.
NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE,
EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,
TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY.
ALL INFORMATION IN THIS DOCUMENT IS PROVIDED
ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.
1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military
or defense application, or any governmental procurement to which special terms or provisions may apply.
* Samsung Electronics reserves the right to change products or specification without notice.
-1-
Rev. 1.1 March 2008
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
Document Title
1Mx36 & 2Mx18-Bit Synchronous Burst SRAM
Revision History
Rev. No.
History
Draft Date
Remark
0.0
1. Initial draft
Jan. 26. 2006
Advance
0.1
1. Add the overshoot timing
Feb. 16. 2006
Preliminary
0.2
1. Change ordering information
Apr. 04. 2006
Preliminary
1.0
1. Finalize the datasheet
July. 14. 2006
Final
1.1
1. Change the pakage type
Mar. 12. 2008
Final
-2-
Rev. 1.1 March 2008
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
36Mb SB SRAM Ordering Information
Org.
VDD (V)
Speed (ns)
Access Time (ns)
Part Number
2Mx18
3.3/2.5
8.5
7.5
K7B321835C-P(Q) C(I) 75
√
1Mx36
3.3/2.5
8.5
7.5
K7B323635C-P(Q)1C(I)275
√
1
RoHS Avail.
2
Note 1. P(Q) [Package type] : P-Pb Free, Q-Pb
2. C(I) [Operating Temperature] : C-Commercial, I-Industrial
-3-
Rev. 1.1 March 2008
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
1Mx36 & 2Mx18-Bit Synchronous Burst SRAM
FEATURES
GENERAL DESCRIPTION
• Synchronous Operation.
• On-Chip Address Counter.
• Self-Timed Write Cycle.
• On-Chip Address and Control Registers.
• VDD= 2.5 or 3.3V +/- 5% Power Supply.
• 5V Tolerant Inputs Except I/O Pins.
• Byte Writable Function.
• Global Write Enable Controls a full bus-width write.
• Power Down State via ZZ Signal.
• LBO Pin allows a choice of either a interleaved burst or a linear burst.
• Three Chip Enables for simple depth expansion with No Data
Contention only for LQFP.
• Asynchronous Output Enable Control.
• ADSP, ADSC, ADV Burst Control Pins.
• TTL-Level Three-State Output.
• 100-LQFP-1420A (Lead and Lead free package)
• Operating in commeical and industrial temperature range.
The K7B323635C and K7B321835C are 37,748,736-bit Synchronous Static Random Access Memory designed for high
performance second level cache of Pentium and Power PC
based System.
It is organized as 1M(2M) words of 36(18) bits and integrates
address and control registers, a 2-bit burst address counter and
added some new functions for high performance cache RAM
applications; GW, BW, LBO, ZZ. Write cycles are internally selftimed and synchronous.
Full bus-width write is done by GW, and each byte write is performed by the combination of WEx and BW when GW is high.
And with CS1 high, ADSP is blocked to control signals.
Burst cycle can be initiated with either the address status processor(ADSP) or address status cache controller(ADSC)
inputs. Subsequent burst addresses are generated internally in
the system′s burst sequence and are controlled by the burst
address advance(ADV) input.
LBO pin is DC operated and determines burst sequence(linear
or interleaved).
ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.
The K7B323635C and K7B321835C are fabricated using SAMSUNG′s high performance CMOS technology and is available
in a 100pin LQFP package. Multiple power and ground pins are
utilized to minimize ground bounce.
FAST ACCESS TIMES
PARAMETER
Symbol
-75
Unit
tCYC
8.5
ns
Clock Access Time
tCD
7.5
ns
Output Enable Access Time
tOE
3.5
ns
Cycle Time
LOGIC BLOCK DIAGRAM
CLK
LBO
BURST CONTROL
LOGIC
CONTROL
REGISTER
ADV
ADSC
A0~A1
A0~A19
or A0~A20
ADSP
ADDRESS
REGISTER
1Mx36 , 2Mx18
MEMORY
ARRAY
A′0~A′1
A2~A19
or A2~A20
DATA-IN
REGISTER
CONTROL
REGISTER
CS1
CS2
CS2
GW
BW
WEx
(x=a,b,c,d or a,b)
BURST
ADDRESS
COUNTER
OUTPUT
BUFFER
CONTROL
LOGIC
OE
ZZ
DQa0 ~ DQd7 or DQa0 ~ DQb7
DQPa ~ DQPd
DQPa,DQPb
-4-
Rev. 1.1 March 2008
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
ADV
A8
A9
82
81
49
50
A15
A16
ADSP
83
48
A14
ADSC
84
47
A13
OE
85
46
A12
BW
86
45
A11
GW
87
44
A10
CLK
88
43
A17
VSS
89
WEa
90
WEb
93
42
WEc
94
A18
WEd
95
CS2
CS2
96
VDD
CS1
97
91
A7
98
92
A6
99
100 Pin LQFP
(20mm x 14mm)
31
32
33
34
35
36
37
38
39
40
41
A4
A3
A2
A1
A0
N.C.
A19
VSS
VDD
K7B323635C (1Mx36)
A5
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
LBO
DQPc
DQc0
DQc1
VDDQ
VSSQ
DQc2
DQc3
DQc4
DQc5
VSSQ
VDDQ
DQc6
DQc7
N.C.
VDD
N.C.
VSS
DQd0
DQd1
VDDQ
VSSQ
DQd2
DQd3
DQd4
DQd5
VSSQ
VDDQ
DQd6
DQd7
DQPd
100
PIN CONFIGURATION(TOP VIEW)
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
DQPb
DQb7
DQb6
VDDQ
VSSQ
DQb5
DQb4
DQb3
DQb2
VSSQ
VDDQ
DQb1
DQb0
VSS
N.C.
VDD
ZZ
DQa7
DQa6
VDDQ
VSSQ
DQa5
DQa4
DQa3
DQa2
VSSQ
VDDQ
DQa1
DQa0
DQPa
PIN NAME
SYMBOL
A0 - A19
PIN NAME
LQFP PIN NO.
Address Inputs
32,33,34,35,36,37,39
42,43,44,45,46,47,48,
49,50,81,82,99,100
Burst Address Advance
ADV
83
Address Status Processor 84
ADSP
Address Status Controller 85
ADSC
CLK
Clock
89
CS1
Chip Select
98
CS2
Chip Select
97
CS2
Chip Select
92
WEx(x=a,b,c,d) Byte Write Inputs
93,94,95,96
OE
Output Enable
86
GW
Global Write Enable
88
BW
Byte Write Enable
87
ZZ
Power Down Input
64
LBO
Burst Mode Control
31
SYMBOL
PIN NAME
LQFP PIN NO.
VDD
VSS
Power Supply(+3.3V)
Ground
15,41,65,91
17,40,67,90
N.C.
No Connect
14,16,38,66
DQa0~a7
DQb0~b7
DQc0~c7
DQd0~d7
DQPa~Pd
Data Inputs/Outputs
52,53,56,57,58,59,62,63
68,69,72,73,74,75,78,79
2,3,6,7,8,9,12,13
18,19,22,23,24,25,28,29
51,80,1,30
VDDQ
Output Power Supply
(2.5V or 3.3V)
Output Ground
4,11,20,27,54,61,70,77
VSSQ
5,10,21,26,55,60,71,76
Notes : 1. A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.
-5-
Rev. 1.1 March 2008
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
CLK
GW
BW
OE
ADSC
ADSP
ADV
A8
A9
88
87
86
85
84
83
82
81
WEa
VSS
WEb
93
89
N.C.
94
90
N.C.
95
CS2
CS2
96
VDD
CS1
97
91
A7
98
92
A6
99
100 Pin LQFP
(20mm x 14mm)
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
A4
A3
A2
A1
A0
N.C.
A20
VSS
VDD
A19
A18
A11
A12
A13
A14
A15
A16
A17
K7B321835C (2Mx18)
A5
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
LBO
N.C.
N.C.
N.C.
VDDQ
VSSQ
N.C.
N.C.
DQb0
DQb1
VSSQ
VDDQ
DQb2
DQb3
N.C.
VDD
N.C.
VSS
DQb4
DQb5
VDDQ
VSSQ
DQb6
DQb7
DQPb
N.C.
VSSQ
VDDQ
N.C.
N.C.
N.C.
100
PIN CONFIGURATION(TOP VIEW)
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
A10
N.C.
N.C.
VDDQ
VSSQ
N.C.
DQPa
DQa7
DQa6
VSSQ
VDDQ
DQa5
DQa4
VSS
N.C.
VDD
ZZ
DQa3
DQa2
VDDQ
VSSQ
DQa1
DQa0
N.C.
N.C.
VSSQ
VDDQ
N.C.
N.C.
N.C.
PIN NAME
SYMBOL
PIN NAME
A0 - A20
Address Inputs
ADV
ADSP
ADSC
CLK
CS1
CS2
CS2
WEx(x=a,b)
OE
GW
BW
ZZ
LBO
Burst Address Advance
Address Status Processor
Address Status Controller
Clock
Chip Select
Chip Select
Chip Select
Byte Write Inputs
Output Enable
Global Write Enable
Byte Write Enable
Power Down Input
Burst Mode Control
LQFP PIN NO.
SYMBOL
32,33,34,35,36,37,39
42,43,44,45,46,47,48,
49,50 80,81,82,99,100
83
84
85
89
98
97
92
93,94
86
88
87
64
31
PIN NAME
LQFP PIN NO.
VDD
VSS
N.C.
Power Supply(+3.3V)
Ground
No Connect
15,41,65,91
17,40,67,90
1,2,3,6,7,14,16,25,28,29,
30,38,51,52,53,56,57,66,
75,78,79,95,96
DQa0 ~ a7
DQb0 ~ b7
DQPa, Pb
Data Inputs/Outputs
58,59,62,63,68,69,72,73
8,9,12,13,18,19,22,23
74,24
VDDQ
Output Power Supply
(2.5V or 3.3V)
Output Ground
4,11,20,27,54,61,70,77
VSSQ
5,10,21,26,55,60,71,76
Notes : 1. A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.
-6-
Rev. 1.1 March 2008
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
FUNCTION DESCRIPTION
The K7B323635C and K7B321835C are synchronous SRAM designed to support the burst address accessing sequence of the
Power PC based microprocessor. All inputs (with the exception of OE, LBO and ZZ) are sampled on rising clock edges. The start and
duration of the burst access is controlled by ADSC, ADSP and ADV and chip select pins.
The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with ADV.
When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ
returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally.
Read cycles are initiated with ADSP(or ADSC) using the new external address clocked into the on-chip address register when both
GW and BW are high or when BW is low and WEa, WEb, WEc, and WEd are high. When ADSP is sampled low, the chip selects are
sampled active, and the output buffer is enabled with OE. the data of cell array accessed by the current address are projected to the
output pins.
Write cycles are also initiated with ADSP(or ADSC) and are differentiated into two kinds of operations; All byte write operation and
individual byte write operation.
All byte write occurs by enabling GW(independent of BW and WEx.), and individual byte write is performed only when GW is high
and BW is low. In K7B163635C, a 512Kx36 organization, WEa controls DQa0 ~ DQa7 and DQPa, WEb controls DQb0 ~ DQb7 and
DQPb, WEc controls DQc0 ~ DQc7 and DQPc and WEd controls DQd0 ~ DQd7 and DQPd.
CS1 is used to enable the device and conditions internal use of ADSP and is sampled only when a new external address is loaded.
ADV is ignored at the clock edge when ADSP is asserted, but can be sampled on the subsequent clock edges. The address
increases internally for the next access of the burst when ADV is sampled low.
Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external
address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state
of the LBO pin. When this pin is Low, linear burst sequence is selected. And this pin is High, Interleaved burst sequence is selected.
BURST SEQUENCE TABLE
LBO PIN
HIGH
First Address
Fourth Address
(Interleaved Burst)
Case 1
A1
0
0
1
1
Case 2
A0
0
1
0
1
A1
0
0
1
1
Case 3
A0
1
0
1
0
A1
1
1
0
0
Case 4
A0
0
1
0
1
A1
1
1
0
0
BQ TABLE
LBO PIN
A0
1
0
1
0
(Linear Burst)
LOW
First Address
Fourth Address
Case 1
A1
0
0
1
1
Case 2
A0
0
1
0
1
A1
0
1
1
0
Case 3
A0
1
0
1
0
A1
1
1
0
0
Case 4
A0
0
1
0
1
A1
1
0
0
1
A0
1
0
1
0
Note : 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.
-7-
Rev. 1.1 March 2008
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
TRUTH TABLES
SYNCHRONOUS TRUTH TABLE
CS1
CS2
CS2
ADSP ADSC
ADV
H
X
X
X
L
X
L
L
X
L
X
X
L
X
H
L
X
X
WRITE
CLK
ADDRESS ACCESSED
OPERATION
X
↑
N/A
Not Selected
X
↑
N/A
Not Selected
X
↑
N/A
Not Selected
Not Selected
L
L
X
X
L
X
X
↑
N/A
L
X
H
X
L
X
X
↑
N/A
Not Selected
L
H
L
L
X
X
X
↑
External Address
Begin Burst Read Cycle
L
H
L
H
L
X
L
↑
External Address
Begin Burst Write Cycle
L
H
L
H
L
X
H
↑
External Address
Begin Burst Read Cycle
X
X
X
H
H
L
H
↑
Next Address
Continue Burst Read Cycle
H
X
X
X
H
L
H
↑
Next Address
Continue Burst Read Cycle
X
X
X
H
H
L
L
↑
Next Address
Continue Burst Write Cycle
H
X
X
X
H
L
L
↑
Next Address
Continue Burst Write Cycle
X
X
X
H
H
H
H
↑
Current Address
Suspend Burst Read Cycle
H
X
X
X
H
H
H
↑
Current Address
Suspend Burst Read Cycle
X
X
X
H
H
H
L
↑
Current Address
Suspend Burst Write Cycle
H
X
X
X
H
H
L
↑
Current Address
Suspend Burst Write Cycle
Notes : 1. X means "Don′t Care".
2. The rising edge of clock is symbolized by ↑.
3. WRITE = L means Write operation in WRITE TRUTH TABLE.
WRITE = H means Read operation in WRITE TRUTH TABLE.
4. Operation finally depends on status of asynchronous input pins(ZZ and OE).
WRITE TRUTH TABLE( x36)
GW
BW
WEa
WEb
WEc
WEd
OPERATION
H
H
X
X
X
X
READ
H
L
H
H
H
H
READ
H
L
L
H
H
H
WRITE BYTE a
H
L
H
L
H
H
WRITE BYTE b
H
L
H
H
L
L
WRITE BYTE c and d
H
L
L
L
L
L
WRITE ALL BYTEs
L
X
X
X
X
X
WRITE ALL BYTEs
Notes : 1. X means "Don′t Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).
WRITE TRUTH TABLE(x18)
GW
BW
WEa
WEb
H
H
X
X
OPERATION
READ
H
L
H
H
READ
H
L
L
H
WRITE BYTE a
H
L
H
L
WRITE BYTE b
H
L
L
L
WRITE ALL BYTEs
L
X
X
X
WRITE ALL BYTEs
Notes : 1. X means "Don′t Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).
-8-
Rev. 1.1 March 2008
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
ASYNCHRONOUS TRUTH TABLE
Operation
ZZ
OE
I/O STATUS
Sleep Mode
H
X
High-Z
L
L
DQ
L
H
High-Z
Read
Write
L
X
Din, High-Z
Deselected
L
X
High-Z
Notes
1. X means "Don′t Care".
2. ZZ pin is pulled down internally
3. For write cycles that following read cycles, the output buffers must be
disabled with OE, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current does
not depend on cycle time.
5. Deselected means power down state of which stand-by current
depends on cycle time.
ABSOLUTE MAXIMUM RATINGS*
SYMBOL
RATING
UNIT
Voltage on VDD Supply Relative to VSS
PARAMETER
VDD
-0.3 to 4.6
V
Voltage on VDDQ Supply Relative to VSS
VDDQ
VDD
V
V
Voltage on Input Pin Relative to VSS
VIN
-0.3 to VDD+0.3
Voltage on I/O Pin Relative to VSS
VIO
-0.3 to VDDQ+0.3
V
Power Dissipation
PD
1.6
W
Storage Temperature
Commercial
Operating Temperature
Industrial
Storage Temperature Range Under Bias
TSTG
-65 to 150
°C
TOPR
0 to 70
°C
TOPR
-40 to 85
°C
TBIAS
-10 to 85
°C
*Note : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
OPERATING CONDITIONS
PARAMETER
Supply Voltage
SYMBOL
MIN
Typ.
MAX
UNIT
VDD1
2.375
2.5
2.625
V
VDDQ1
2.375
2.5
2.625
V
VDD2
3.135
3.3
3.465
V
VDDQ2
3.135
3.3
3.465
V
VSS
0
0
0
V
Ground
Notes: 1. The above parameters are also guaranteed at industrial temperature range.
2. It should be VDDQ ≤ VDD.
CAPACITANCE*(TA=25°C, f=1MHz)
PARAMETER
SYMBOL
TEST CONDITION
MIN
MAX
UNIT
CIN
VIN=0V
-
5
pF
COUT
VOUT=0V
-
7
pF
Input Capacitance
Output Capacitance
*Note : Sampled not 100% tested.
Overshoot Timing
Undershoot Timing
20% tCYC(MIN)
VIH
VDDQ+1.0V
VDDQ+0.5V
VSS
VDDQ
VSS-0.5V
VSS-1.0V
20% tCYC(MIN)
VIL
-9-
Rev. 1.1 March 2008
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
DC ELECTRICAL CHARACTERISTICS
Parameter
Symbol
Test Conditions
Min
Max
Unit
Input Leakage Current(except ZZ)
IIL
VDD=Max ; VIN=VSS to VDD
-2
+2
µA
Output Leakage Current
IOL
Output Disabled, Vout=VSS to VDDQ
-2
+2
µA
-
290
mA
-
130
mA
-
110
mA
-
100
mA
Operating Current
Device Selected, IOUT=0mA,
ICC
ZZ≤VIL , Cycle Time ≥ tCYC Min
Device deselected, IOUT=0mA, ZZ≤VIL,
ISB
Standby Current
f=Max, All Inputs≤0.2V or ≥ VDD-0.2V
ISB1
ISB2
Device deselected, IOUT=0mA, ZZ≤0.2V, f=0,
All Inputs=fixed (VDD-0.2V or 0.2V)
Device deselected, IOUT=0mA, ZZ≥VDD-0.2V,
f=Max, All Inputs≤VIL or ≥VIH
Output Low Voltage(3.3V I/O)
VOL
IOL=8.0mA
-
0.4
V
Output High Voltage(3.3V I/O)
VOH
IOH=-4.0mA
2.4
-
V
Output Low Voltage(2.5V I/O)
VOL
IOL=1.0mA
-
0.4
V
Output High Voltage(2.5V I/O)
VOH
IOH=-1.0mA
2.0
-
V
Input Low Voltage(3.3V I/O)
VIL
-0.3*
0.8
V
Input High Voltage(3.3V I/O)
VIH
2.0
VDD+0.3**
V
Input Low Voltage(2.5V I/O)
VIL
-0.3*
0.7
V
Input High Voltage(2.5V I/O)
VIH
1.7
VDD+0.3**
V
Notes
1,2
3
3
Notes : 1. The above parameters are also guaranteed at industrial temperature range.
2. Reference AC Operating Conditions and Characteristics for input and timing.
3. Data states are all zero.
4. In Case of I/O Pins, the Max. VIH=VDDQ+0.3V
TEST CONDITIONS
PARAMETER
Input Pulse Level(for 3.3V I/O)
Input Pulse Level(for 2.5V I/O)
Input Rise and Fall Time(Measured at 20% to 80% for 3.3/2.5V I/O)
Input and Output Timing Reference Levels for 3.3V I/O
Input and Output Timing Reference Levels for 2.5V I/O
Output Load
VALUE
0 to 3.0V
0 to 2.5V
1.0V/ns
1.5V
VDDQ/2
See Fig. 1
* The above parameters are also guaranteed at industrial temperature range.
Output Load(B),
(for tLZC, tLZOE, tHZOE & tHZC)
Output Load(A)
+3.3V for 3.3V I/O
/+2.5V for 2.5V I/O
RL=50Ω
Dout
Zo=50Ω
30pF*
VL=1.5V for 3.3V I/O
VDDQ/2 for 2.5V I/O
319Ω / 1667Ω
Dout
353Ω / 1538Ω
5pF*
* Including Scope and Jig Capacitance
Fig. 1
- 10 -
Rev. 1.1 March 2008
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
AC TIMING CHARACTERISTICS
PARAMETER
SYMBOL
-75
UNIT
MIN
MAX
tCYC
8.5
-
ns
Clock Access Time
tCD
-
7.5
ns
Output Enable to Data Valid
tOE
-
3.5
ns
Clock High to Output Low-Z
tLZC
2.5
-
ns
Cycle Time
Output Hold from Clock High
tOH
2.5
-
ns
Output Enable Low to Output Low-Z
tLZOE
0
-
ns
Output Enable High to Output High-Z
tHZOE
-
3.5
ns
Clock High to Output High-Z
tHZC
-
4.0
ns
Clock High Pulse Width
tCH
2.5
-
ns
Clock Low Pulse Width
tCL
2.5
-
ns
Address Setup to Clock High
tAS
2.0
-
ns
Address Status Setup to Clock High
tSS
2.0
-
ns
Data Setup to Clock High
tDS
2.0
-
ns
tWS
2.0
-
ns
Address Advance Setup to Clock High
tADVS
2.0
-
ns
Chip Select Setup to Clock High
tCSS
2.0
-
ns
Address Hold from Clock High
tAH
0.5
-
ns
Address Status Hold from Clock High
tSH
0.5
-
ns
Data Hold from Clock High
tDH
0.5
-
ns
Write Hold from Clock High (GW, BW, WEX)
tWH
0.5
-
ns
Address Advance Hold from Clock High
tADVH
0.5
-
ns
Chip Select Hold from Clock High
tCSH
0.5
-
ns
ZZ High to Power Down
tPDS
2
-
cycle
ZZ Low to Power Up
tPUS
2
-
cycle
Write Setup to Clock High (GW, BW, WEX)
Notes : 1. The above parameters are also guaranteed at industrial temperature range.
2. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS
is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
3. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.
4. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.
- 11 -
Rev. 1.1 March 2008
- 12 -
Data Out
OE
ADV
CS
WRITE
ADDRESS
ADSC
ADSP
CLOCK
tCSS
tAS
tSS
tOE
Q1-1
tHZOE
tADVH
tWH
tSS
A2
tSH
Q2-1
tCD
tOH
Q2-2
Q2-3
A3
Q2-4
(ADV INSERTS WAIT STATE)
BURST CONTINUED WITH
NEW BASE ADDRESS
tCYC
tCL
NOTES : WRITE = L means GW = L, or GW = H, BW = L, WEx.= L
CS = L means CS1 = L, CS2 = H and CS2 = L
CS = H means CS1 = H, or CS1 = L and CS2 = H, or CS1 = L, and CS2 = L
tADVS
tCSH
tWS
tLZOE
A1
tAH
tSH
tCH
TIMING WAVEFORM OF READ CYCLE
Q3-1
Q3-2
Q3-3
Undefined
Don′t Care
Q3-4
tHZC
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
Rev. 1.1 March 2008
- 13 -
Data Out
Data In
OE
ADV
CS
WRITE
ADDRESS
ADSC
ADSP
CLOCK
Q0-3
tCSS
tAS
tSS
Q0-4
A1
tLZOE
tCSH
tAH
tSH
D1-1
tCH
tCYC
tCL
A2
D2-1
D2-2
(ADV SUSPENDS BURST)
D2-2
D2-3
(ADSC EXTENDED BURST)
TIMING WAVEFORM OF WRTE CYCLE
D2-4
D3-1
A3
tDS
tADVS
tWS
tSS
D3-2
tDH
tADVH
tWH
tSH
D3-3
Undefined
Don′t Care
D3-4
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
Rev. 1.1 March 2008
- 14 -
Data Out
Data In
OE
ADV
CS
WRITE
ADDRESS
ADSP
CLOCK
tHZC
tSS
A1
tLZC
tCD
tSH
Q1-1
tHZOE
tAS
A2
tCL
tCYC
tDS
tADVS
tWS
tAH
tCH
D2-1
tDH
tADVH
tWH
A3
tLZOE
tOE
Q3-1
Q3-2
Q3-3
tOH
Q3-4
TIMING WAVEFORM OF COMBINATION READ/WRTE CYCLE(ADSP CONTROLLED, ADSC=HIGH)
Undefined
Don′t Care
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
Rev. 1.1 March 2008
- 15 -
Data In
Data Out
OE
ADV
CS
WRITE
ADDRESS
ADSC
CLOCK
tCSS
tSS
A1
tLZOE
tOE
tCSH
tSH
Q1-1
A2
Q2-1
A3
Q3-1
A4
Q4-1
tHZOE
D5-1
A5
tDS
tWS
D6-1
A6
tDH
tWH
D7-1
A7
tWS
tCD
A8
A9
Q8-1
tCL
tCYC
tWH
tCH
TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSC CONTROLLED, ADSP=HIGH)
Undefined
Don′t Care
Q9-1
tOH
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
Rev. 1.1 March 2008
- 16 -
Data In
Data Out
OE
ADV
CS
WRITE
ADDRESS
ADSP
CLOCK
tCSS
tSS
tOE
tCSH
tLZOE
A1
tSH
Q1-1
A2
Q2-1
A3
tAS
Q3-1
A4
tAH
tCYC
tCH
A5
Q4-1
tCL
tHZOE
D5-1
A6
tDS
D6-1
tDH
A7
D7-1
tCD
A8
Q8-1
A9
TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSP CONTROLLED, ADSC=HIGH)
Q9-1
tOH
Undefined
Don′t Care
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
Rev. 1.1 March 2008
- 17 -
ZZ
Data Out
Data In
OE
ADV
CS
WRITE
ADDRESS
ADSC
ADSP
CLOCK
tCSS
tAS
tSS
A1
tLZOE
tOE
tCSH
tAH
tSH
Q1-1
ZZ Setup Cycle
tPDS
tHZC
Sleep State
tPUS
tCL
ZZ Recovery Cycle
tCYC
tCH
TIMING WAVEFORM OF POWER DOWN CYCLE
tWS
Normal Operation Mode
tHZOE
A2
D2-1
tWH
Undefined
Don′t Care
D2-2
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
Rev. 1.1 March 2008
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
APPLICATION INFORMATION
DEPTH EXPANSION
The Samsung 1Mx36 Synchronous Burst SRAM has two additional chip selects for simple depth expansion.
This permits easy secondary cache upgrades from 1M depth to 2M depth without extra logic.
I/O[0:71]
Data
Address
A[0:20]
A[20]
A[0:19]
A[20]
A[0:19]
Address Data
Address Data
CLK
CS2
CS2
CS2
CS2
CLK
Microprocessor
Address
ADSC
CLK
WEx
OE
Cache
Controller
CLK
1Mx36
SB
SRAM
ADSC
WEx
(Bank 0)
OE
(Bank 1)
CS1
CS1
ADV
1Mx36
SB
SRAM
ADV
ADSP
ADSP
ADS
INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)
(ADSP CONTROLLED , ADSC=HIGH)
CLOCK
tSS
tSH
ADSP
tAS
ADDRESS
[0:n]
tAH
A1
A2
tWS
tWH
WRITE
tCSS
tCSH
CS1
Bank 0 is selected by CS2, and Bank 1 deselected by CS2
An+1
tADVS
Bank 0 is deselected by CS2, and Bank 1 selected by CS2
tADVH
ADV
OE
tOE
Data Out
(Bank 0)
tLZOE
tHZC
Q1-1
Q1-2
Q1-3
Q1-4
tCD
Data Out
(Bank 1)
tLZC
Q2-1
*Notes : n = 14 32K depth ,
16 128K depth ,
18 512K depth ,
15 64K depth
17 256K depth
19 1M depth
Q2-2
Q2-3
Q2-4
Don′t Care
- 18 -
Undefined
Rev. 1.1 March 2008
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
APPLICATION INFORMATION
DEPTH EXPANSION
The Samsung 2Mx18 Synchronous Burst SRAM has two additional chip selects for simple depth expansion.
This permits easy secondary cache upgrades from 2M depth to 4M depth without extra logic.
I/O[0:71]
Data
Address
A[21]
A[0:21]
A[21]
A[0:20]
Address Data
Address Data
CLK
CS2
CS2
CS2
CS2
Microprocessor
CLK
Address
ADSC
CLK
WEx
OE
Cache
Controller
CLK
2Mx18
SB
SRAM
ADSC
WEx
(Bank 0)
OE
2Mx18
SB
SRAM
(Bank 1)
CS1
CS1
ADV
A[0:20]
ADV
ADSP
ADSP
ADS
INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)
(ADSP CONTROLLED , ADSC=HIGH)
CLOCK
tSS
tSH
ADSP
tAS
ADDRESS
[0:n]
tAH
A1
A2
tWS
tWH
WRITE
tCSS
tCSH
CS1
Bank 0 is selected by CS2, and Bank 1 deselected by CS2
An+1
tADVS
Bank 0 is deselected by CS2, and Bank 1 selected by CS2
tADVH
ADV
OE
tOE
Data Out
(Bank 0)
Data Out
(Bank 1)
tLZOE
tHZC
Q1-1
Q1-2
Q1-3
Q1-4
tCD
tLZC
Q2-1
*Notes : n = 14
16
18
20
32K depth ,
128K depth ,
512K depth ,
2M depth
15 64K depth
17 256K depth
19 1M depth
Q2-2
Q2-3
Q2-4
Don′t Care
- 19 -
Undefined
Rev. 1.1 March 2008
K7B323635C
K7B321835C
1Mx36 & 2Mx18 Synchronous SRAM
PACKAGE DIMENSIONS
100-LQFP-1420A (Lead & Lead-Free)
Units ; millimeters/Inches
0~8°
22.00 ±0.30
0.10
0.127 +- 0.05
20.00 ±0.20
16.00 ±0.30
14.00 ±0.20
0.10 MAX
(0.825)
0.50 ±0.10
#1
0.65
(0.575)
0.30 ±0.10
0.10 MAX
1.40 ±0.10 1.60 MAX
0.50 ±0.10
- 20 -
0.05 MIN
Rev. 1.1 March 2008