SAMSUNG KM736V687

PRELIMINARY
KM736V687
64Kx36 Synchronous SRAM
64Kx36-Bit Synchronous Burst SRAM
FEATURES
GENERAL DESCRIPTION
•
•
•
•
•
•
•
•
•
•
•
•
The KM736V687 is 2,359,296 bits Synchronous Static Random
Access Memory designed to support zero wait state performance for advanced Pentium/Power PC based system. And
with CS1 high, ADSP is blocked to control signals.
It can be organized as 64K words of 36 bits. And it integrates
address and control registers, a 2-bit burst address counter and
high output drive circuitry onto a single integrated circuit for
reduced components counts implementation of high performance cache RAM applications.
Write cycles are internally self-timed and synchronous.
The self-timed write feature eliminates complex off chip write
pulse shaping logic, simplifying the cache design and further
reducing the component count.
Burst cycle can be initiated with either the address status processor(ADSP) or address status cache controller(ADSC)
inputs. Subsequent burst addresses are generated internally in
the system′s burst sequence and are controlled by the burst
address advance(ADV) input.
ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.
The KM736V687 is implemented with SAMSUNG′s high performance CMOS technology and is available in a 100pin TQFP
package. Multiple power and ground pins are utilized to minimize ground bounce.
Synchronous Operation.
On-Chip Address Counter.
Write Self-Timed Cycle.
On-Chip Address and Control Registers.
Single 3.3V ±5% Power Supply.
5V Tolerant Inputs except I/O Pins.
Byte Writable Function.
Global Write Enable Controls a full bus-width write.
Power Down State via ZZ Signal.
Asynchronous Output Enable Control.
ADSP, ADSC, ADV Burst Control Pins.
LBO Pin allows a choice of either a interleaved burst or a
linear burst.
• Three Chip Enables for simple depth expansion with No Data
Contention.
• TTL-Level Three-State Output.
• 100-TQFP-1420A
FAST ACCESS TIMES
Parameter
Symbol
-8
-9
-10 Unit
Cycle Time
tCYC
12
12
15
Clock Access Time
tCD
8.5
9
10
ns
Output Enable Access Time
tOE
4
4
5
ns
ns
LOGIC BLOCK DIAGRAM
CLK
LBO
BURST CONTROL
A0~A15
A′0~A′1
ADDRESS
REGISTER
A2~A15
DATA-IN
REGISTER
CONTROL
REGISTER
CS2
GW
BW
WEa
WEb
WEc
WEd
64Kx36
MEMORY
ARRAY
A0~A1
ADSP
CS1
CS2
BURST
ADDRESS
COUNTER
LOGIC
CONTROL
REGISTER
ADV
ADSC
OUTPUT
BUFFER
CONTROL
LOGIC
OE
ZZ
DQa0 ~ DQd7
DQPa ~ DQPd
-2-
May 1997
Rev 1.0
PRELIMINARY
KM736V687
64Kx36 Synchronous SRAM
A6
A7
CS1
CS2
WEd
WEc
WEb
WEa
CS2
VDD
VSS
CLK
GW
BW
OE
ADSC
ADSP
ADV
A8
A9
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
100 Pin
TQFP
43
44
N.C.
A10
50
42
N.C.
N.C.
41
VDD
49
40
VSS
A15
39
N.C.
48
38
N.C.
A14
37
A0
47
36
A1
A13
35
A2
46
34
A3
A12
33
A4
45
32
A11
31
(20mm x 14mm)
A5
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
LBO
DQPc
DQc0
DQc1
VDDQ
VSSQ
DQc2
DQc3
DQc4
DQc5
VSSQ
VDDQ
DQc6
DQc7
N.C.
VDD
N.C.
VSS
DQd0
DQd1
VDDQ
VSSQ
DQd2
DQd3
DQd4
DQd5
VSSQ
VDDQ
DQd6
DQd7
DQPd
100
PIN CONFIGURATION(TOP VIEW)
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
DQPb
DQb7
DQb6
VDDQ
VSSQ
DQb5
DQb4
DQb3
DQb2
VSSQ
VDDQ
DQb1
DQb0
VSS
N.C.
VDD
ZZ
DQa7
DQa6
VDDQ
VSSQ
DQa5
DQa4
DQa3
DQa2
VSSQ
VDDQ
DQa1
DQa0
DQPa
PIN NAME
SYMBOL
PIN NAME
A0 - A15
Address Inputs
ADV
ADSP
ADSC
CLK
CS1
CS2
CS2
WEx
OE
GW
BW
ZZ
LBO
Burst Address Advance
Address Status Processor
Address Status Controller
Clock
Chip Select
Chip Select
Chip Select
Byte Write Inputs
Output Enable
Global Write Enable
Byte Write Enable
Power Down Input
Burst Mode Control
TQFP PIN NO.
32,33,34,35,36,37,
44,45,46,47,48,49,
81,82,99,100
83
84
85
89
98
97
92
93,94,95,96
86
88
87
64
31
PIN NAME
TQFP PIN NO.
VDD
VSS
N.C.
SYMBOL
Power Supply(+3.3V)
Ground
No Connect
15,41,65,91
17,40,67,90
14,16,38,39,42,43,50,66
DQa0~a7
DQb0~b7
DQc0~c7
DQd0~d7
DQPa~Pd
Data Inputs/Outputs
52,53,56,57,58,59,62,63
68,69,72,73,74,75,78,79
2,3,6,7,8,9,12,13
18,19,22,23,24,25,28,29
51,80,1,30
VDDQ
Output Power Supply
(+3.3V)
Output Ground
4,11,20,27,54,61,70,77
VSSQ
-3-
5,10,21,26,55,60,71,76
May 1997
Rev 1.0
PRELIMINARY
KM736V687
64Kx36 Synchronous SRAM
FUNCTION DESCRIPTION
The KM736V687 is a synchronous SRAM designed to support the burst address accessing sequence of the Pentium and Power PC
based microprocessor. All inputs (with the exception of OE, LBO and ZZ) are sampled on rising clock edges. The start and duration
of the burst access is controlled by ADSC, ADSP and ADV and chip select pins.
When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ
returns to low, the SRAM normally operates after 2 cycles of wake up time. ZZ pin is pulled down internally.
Read cycles are initiated with ADSP(or ADSC) using the new external address clocked into the on-chip address register when both
GW and BW are high or when BW is low and WEa, WEb, WEc, and WEd are high. When ADSP is sampled low, the chip selects
are sampled active, and the output buffer is enabled with OE. the data of cell array accessed by the current address are projected to
the output pins.
Write cycles are also initiated with ADSP(or ADSC) and are differentiated into two kinds of operations; All byte write operation and
individual byte write operation.
All byte write occurs by enabling GW(independent of BW and WEx.), and individual byte write is performed only when GW is high
and BW is low. In KM736V687, a 64Kx36 organization, WEa controls DQa0 ~ DQa7 and DQPa, WEb controls DQb0 ~ DQb7 and
DQPb, WEc controls DQc0 ~ DQc7 and DQPc and WEd controls DQd0 ~ DQd7 and DQPd.
CS1 is used to enable the device and conditions internal use of ADSP and is sampled only when a new external address is loaded.
ADV is ignored at the clock edge when ADSP is asserted, but can be sampled on the subsequent clock edges. The address
increases internally for the next access of the burst when ADV is sampled low.
Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external
address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state
of the LBO pin. When this pin is Low, linear burst sequence is selected. And this pin is High, Interleaved burst sequence is selected.
BURST SEQUENCE TABLE
LBO PIN
(Interleaved Burst)
Case 1
HIGH
A1
0
0
1
1
First Address
Fourth Address
Case 2
A0
0
1
0
1
A1
0
0
1
1
Case 3
A0
1
0
1
0
A1
1
1
0
0
Case 4
A0
0
1
0
1
A1
1
1
0
0
BURST SEQUENCE TABLE
LBO PIN
(Linear Burst)
Case 1
LOW
A1
0
0
1
1
First Address
Fourth Address
A0
1
0
1
0
Case 2
A0
0
1
0
1
A1
0
1
1
0
Case 3
A0
1
0
1
0
A1
1
1
0
0
Case 4
A0
0
1
0
1
A1
1
0
0
1
A0
1
0
1
0
NOTE : 1. LBO pin must be tied to high or low, and floating state must not be allowed.
ASYNCHRONOUS TRUTH TABLE
(See Notes 1 and 2):
Operation
ZZ
OE
I/O Status
Sleep Mode
H
X
High-Z
L
L
DQ
L
H
High-Z
Write
L
X
Din, High-Z
Deselected
L
X
High-Z
Read
NOTE
1. X means "Don′t Care".
2. ZZ pin is pulled down internally
3. For write cycles that following read cycles, the output buffers must
be disabled with OE, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current
does not depend on cycle time.
5. Deselected means power down state of which stand-by current
depends on cycle time.
-4-
May 1997
Rev 1.0
PRELIMINARY
KM736V687
64Kx36 Synchronous SRAM
SYNCHRONOUS TRUTH TABLE
CS1
CS2
CS2
ADSP
ADSC
ADV
WRITE
CLK
Address Accessed
Operation
H
X
X
X
L
X
X
↑
N/A
Not Selected
L
L
X
L
X
X
X
↑
N/A
Not Selected
L
X
H
L
X
X
X
↑
N/A
Not Selected
Not Selected
L
L
X
X
L
X
X
↑
N/A
L
X
H
X
L
X
X
↑
N/A
Not Selected
L
H
L
L
X
X
X
↑
External Address
Begin Burst Read Cycle
L
H
L
H
L
X
L
↑
External Address
Begin Burst Write Cycle
L
H
L
H
L
X
H
↑
External Address
Begin Burst Read Cycle
X
X
X
H
H
L
H
↑
Next Address
Continue Burst Read Cycle
H
X
X
X
H
L
H
↑
Next Address
Continue Burst Read Cycle
X
X
X
H
H
L
L
↑
Next Address
Continue Burst Write Cycle
H
X
X
X
H
L
L
↑
Next Address
Continue Burst Write Cycle
X
X
X
H
H
H
H
↑
Current Address
Suspend Burst Read Cycle
H
X
X
X
H
H
H
↑
Current Address
Suspend Burst Read Cycle
X
X
X
H
H
H
L
↑
Current Address
Suspend Burst Write Cycle
H
X
X
X
H
H
L
↑
Current Address
Suspend Burst Write Cycle
NOTE : 1. X means "Don′t Care".
2. The rising edge of clock is symbolized by ↑.
3. WRITE = L means Write operation in WRITE TRUTH TABLE.
WRITE = H means Read operation in WRITE TRUTH TABLE.
4. Operation finally depends on status of asynchronous input pins(ZZ and OE).
WRITE TRUTH TABLE
GW
BW
WEa
WEb
WEc
WEd
Operation
H
H
X
X
X
X
READ
H
L
H
H
H
H
READ
H
L
L
H
H
H
WRITE BYTE a
H
L
H
L
H
H
WRITE BYTE b
H
L
H
H
L
L
WRITE BYTE c and d
H
L
L
L
L
L
WRITE ALL BYTEs
L
X
X
X
X
X
WRITE ALL BYTEs
NOTE : 1. X means "Don′t Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).
ABSOLUTE MAXIMUM RATINGS*
Parameter
Symbol
Rating
Unit
Voltage on VDD Supply Relative to VSS
VDD
-0.3 to 4.6
V
Voltage on VDDQ Supply Relative to VSS
VDDQ
VDD
V
Voltage on Input Pin Relative to VSS
VIN
-0.3 to 6.0
V
Voltage on I/O Pin Relative to VSS
VIO
-0.3 to VDDQ+0.5
V
Power Dissipation
PD
1.2
W
Storage Temperature
TSTG
-65 to 150
°C
Operating Temperature
TOPR
0 to 70
°C
Storage Temperature Range Under Bias
TBIAS
-10 to 85
°C
*NOTE : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is
not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
-5-
May 1997
Rev 1.0
PRELIMINARY
KM736V687
64Kx36 Synchronous SRAM
OPERATING CONDITIONS(0°C≤ TA≤70°C)
Parameter
Symbol
Min
Typ.
Max
Unit
Supply Voltage
Ground
VDD
3.13
3.3
3.47
V
VDDQ
3.13
3.3
3.47
V
VSS
0
0
0
V
Test Condition
Min
Max
Unit
CAPACITANCE*(TA=25°C, f=1MHz)
Parameter
Symbol
Input Capacitance
Output Capacitance
CIN
VIN=0V
-
5
pF
COUT
VOUT=0V
-
8
pF
*NOTE : Sampled not 100% tested.
TEST CONDITIONS(TA=0 to 70°C, VDD=3.3V±5%, unless otherwise specified)
Parameter
Value
Input Pulse Level
0 to 3V
Input Rise and Fall Time(Measured at 0.3V and 2.7V)
2ns
Input and Output Timing Reference Levels
1.5V
Output Load
See Fig. 1
DC ELECTRICAL CHARACTERISTICS(TA=0 to 70°C, VDD=3.3V±5%)
Parameter
Symbol
Input Leakage Current(except ZZ)
IIL
VDD=Max , VIN=VSS to VDD
Test Conditions
Output Leakage Current
IOL
Output Disabled, VOUT=VSS to VDDQ
ICC
Max
Unit
-2
+2
µA
µA
-2
+2
-8
-
330
All Inputs=VIL or VIH
-9
-
330
Cycle Time≥tCYC min
-10
-
300
-8
-
80
-9
-
80
-10
Device Selected, IOUT=0mA, ZZ≤VIL,
Operating Current
Min
mA
ISB
Device deselected, IOUT=0mA,
ZZ≤VIL, f=Max,
All Inputs≤0.2V or≥VDD-0.2V
-
60
ISB1
Device deselected, IOUT=0mA,
ZZ≤0.2V, f=0,
All Inputs=fixed (VDD-0.2V or 0.2V)
-
10
mA
ISB2
Device deselected, IOUT=0mA,
ZZ≥VDD-0.2V, f=Max,
All Inputs≤VIL or≥VIH
-
10
mA
Output Low Voltage
VOL
IOL = 8.0mA
-
0.4
V
Output High Voltage
VOH
IOH = -4.0mA
2.4
-
V
Input Low Voltage
VIL
-0.5*
0.8
V
Input High Voltage
VIH
2.2
5.5**
V
Standby Current
mA
* VIL(Min)=-3.0(Pulse Width≤20ns)
** In Case of I/O Pins, the Max. VIH=VDDQ+0.5V
-6-
May 1997
Rev 1.0
PRELIMINARY
KM736V687
64Kx36 Synchronous SRAM
Output Load(A)
Output Load(B)
(for tLZC, tLZOE, tHZOE & tHZC)
+3.3V
RL=50Ω
Dout
Z0=50Ω
319Ω
Dout
VL=1.5V
353Ω
30pF*
* Capacitive Load consists of all components of
the test environment.
5pF*
* Including Scope and Jig Capacitance
Fig. 1
AC TIMING CHARACTERISTICS(TA=0 to 70°C, VDD=3.3V±5%)
Parameter
Cycle Time
Symbol
tCYC
KM736V687-8
KM736V687-9
KM736V687-10
Min
Max
Min
Max
Min
Max
12
-
12
-
15
-
Unit
ns
Clock Access Time
tCD
-
8.5
-
9
-
10
ns
Output Enable to Data Valid
tOE
-
4
-
4
-
5
ns
Clock High to Output Low-Z
tLZC
4
-
4
-
6
-
ns
Output Hold from Clock High
tOH
3
-
3
-
3
-
ns
Output Enable Low to Output Low-Z
tLZOE
0
-
0
-
0
-
ns
Output Enable High to Output High-Z
tHZOE
2
5
2
5
2
5
ns
Clock High to Output High-Z
tHZC
-
5
-
5
-
6
ns
Clock High Pulse Width
tCH
4
-
4
-
5
-
ns
Clock Low Pulse Width
tCL
4
-
4
-
5
-
ns
Address Setup to Clock High
tAS
2.5
-
2.5
-
2.5
-
ns
Address Status Setup to Clock High
tSS
2.5
-
2.5
-
2.5
-
ns
Data Setup to Clock High
tDS
2.5
-
2.5
-
2.5
-
ns
Write Setup to Clock High
tWS
2.5
-
2.5
-
2.5
-
ns
Address/Advance Setup to Clock High
tADVS
2.5
-
2.5
-
2.5
-
ns
Chip Select Setup to Clock High
tCSS
2.5
-
2.5
-
2.5
-
ns
Address Hold from Clock High
tAH
0.5
-
0.5
-
0.5
-
ns
Address Status Hold from Clock High
tSH
0.5
-
0.5
-
0.5
-
ns
Data Hold from Clock High
tDH
0.5
-
0.5
-
0.5
-
ns
Write Hold from Clock High
tWH
0.5
-
0.5
-
0.5
-
ns
Address Advance Hold from Clock High
tADVH
0.5
-
0.5
-
0.5
-
ns
Chip Select Hold from Clock High
tCSH
0.5
-
0.5
-
0.5
-
ns
ZZ High to Power Down
tPDS
2
-
2
-
2
-
cycle
ZZ Low to Power Up
tPUS
2
-
2
-
2
-
cycle
NOTE : 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and
CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
2. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.
3. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.
-7-
May 1997
Rev 1.0
-8-
Data Out
OE
ADV
tCSS
tAS
tSS
tOE
Q1-1
tHZOE
tADVH
tWH
tSS
A2
tSH
Q2-1
tCD
tOH
Q2-2
Q2-3
A3
Q2-4
(ADV INSERTS WAIT STATE)
BURST CONTINUED WITH
NEW BASE ADDRESS
tCYC
NOTES : WRITE = L means GW = L, or GW = H, BW = L, WEx.= L
CS = L means CS1 = L, CS2 = H and CS2 = L
CS = H means CS1 = H, or CS1 = L and CS2 = H, or CS1 = L, and CS2 = L
tADVS
tCSH
tWS
tLZOE
A1
tAH
tSH
tCL
Q3-1
Q3-2
Q3-3
Undefined
Don′t Care
Q3-4
tHZC
KM736V687
CS
WRITE
ADDRESS
ADSC
ADSP
CLOCK
tCH
TIMING WAVEFORM OF READ CYCLE
PRELIMINARY
64Kx36 Synchronous SRAM
May 1997
Rev 1.0
-9-
Data Out
Data In
OE
ADV
Q0-3
tCSS
tAS
tSS
Q3-4
A1
tLZOE
tCSH
tAH
tSH
D1-1
tCYC
tCL
A2
D2-1
D2-2
(ADV SUSPENDS BURST)
D2-2
D2-3
(ADSC EXTENDED BURST)
D2-4
D3-1
A3
tDS
tADVS
tWS
tSS
D3-2
tDH
tADVH
tWH
tSH
D3-3
Undefined
Don′t Care
D3-4
KM736V687
CS
WRITE
ADDRESS
ADSC
ADSP
CLOCK
tCH
TIMING WAVEFORM OF WRTE CYCLE
PRELIMINARY
64Kx36 Synchronous SRAM
May 1997
Rev 1.0
- 10 -
Data Out
Data In
OE
tHZC
tSS
A1
tLZC
tCD
tSH
Q1-1
tHZOE
tAS
A2
tDS
tADVS
tWS
tAH
tCYC
tCL
D2-1
tDH
tADVH
tWH
A3
tLZOE
tOE
Q3-1
Q3-2
Q3-3
tOH
Q3-4
Undefined
Don′t Care
KM736V687
ADV
CS
WRITE
ADDRESS
ADSP
CLOCK
tCH
TIMING WAVEFORM OF COMBINATION READ/WRTE CYCLE(ADSP CONTROLLED, ADSC=HIGH)
PRELIMINARY
64Kx36 Synchronous SRAM
May 1997
Rev 1.0
- 11 -
Data In
Data Out
OE
tCSS
tSS
A1
tLZOE
tOE
tCSH
tSH
Q1-1
A2
Q2-1
A3
Q3-1
A4
Q4-1
tHZOE
D5-1
A5
tDS
tWS
D6-1
A6
tDH
tWH
D7-1
A7
tWS
tCD
A8
tWH
tCYC
A9
Q8-1
tCL
May 1997
Rev 1.0
Undefined
Don′t Care
Q9-1
tOH
KM736V687
ADV
CS
WRITE
ADDRESS
ADSC
CLOCK
tCH
TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSC CONTROLLED, ADSP=HIGH)
PRELIMINARY
64Kx36 Synchronous SRAM
- 12 -
Data In
Data Out
OE
tCSS
tSS
tOE
tCSH
tLZOE
A1
tSH
Q1-1
A2
Q2-1
A3
tAS
Q3-1
A4
tAH
tCYC
A5
Q4-1
tCL
tHZOE
D5-1
A6
tDS
D6-1
tDH
A7
D7-1
tCD
A8
Q8-1
A9
Q9-1
tOH
Undefined
Don′t Care
KM736V687
ADV
CS
WRITE
ADDRESS
ADSP
CLOCK
tCH
TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSP CONTROLLED, ADSC=HIGH)
PRELIMINARY
64Kx36 Synchronous SRAM
May 1997
Rev 1.0
- 13 -
ZZ
Data Out
Data In
OE
tCSS
tAS
tSS
A1
tLZOE
tOE
tCSH
tAH
tSH
Q1-1
ZZ Setup Cycle
tPDS
tHZC
Sleep State
tPUS
ZZ Recovery Cycle
tCYC
tCL
tWS
Normal Operation Mode
tHZOE
A2
D2-1
tWH
Undefined
Don′t Care
D2-2
KM736V687
ADV
CS
WRITE
ADDRESS
ADSC
ADSP
CLOCK
tCH
TIMING WAVEFORM OF POWER DOWN CYCLE
PRELIMINARY
64Kx36 Synchronous SRAM
May 1997
Rev 1.0
PRELIMINARY
KM736V687
64Kx36 Synchronous SRAM
APPLICATION INFORMATION
DEPTH EXPANSION
The Samsung 64Kx36 Synchronous Burst SRAM has two additional chip selects for simple depth expansion.
This permits easy secondary cache upgrades from 64K depth to 128K depth without extra logic.
I/O[0:71]
Data
Address
A[0:16]
A[16]
A[0:15]
A[16]
Address
CLK
64-bits
Microprocessor
CS2
CS2
CS2
ADSC
CLK
Address
Data
CS2
CLK
Address
CLK
64Kx36
SB
SRAM
ADSC
64Kx36
SB
SRAM
(Bank 1)
(Bank 0)
OE
OE
CS1
CS1
ADV
Data
WEx
WEx
Cache
Controller
A[0:15]
ADV
ADSP
ADSP
ADS
* Please refer to attached timing diagram 1
INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)
CLOCK
tSS
tSH
ADSP
tAS
ADDRESS
[0:n]
A1
tAH
A2
tWS
tWH
WRITE
tCSS
tCSH
CS1
Bank 0 is selected by CS2, and Bank 1 deselected by CS2
An+1
tADVS
Bank 0 is deselected by CS2, and Bank 1 selected by CS2
tADVH
ADV
OE
tOE
Data Out
(Bank 0)
Data Out
(Bank 1)
tHZC
tLZOE
Q1-1
Q1-2
Q1-3
Q1-4
tCD
tLZC
Q2-1
Q2-2
*NOTES n = 14 32K depth, 15 64K depth, 16 128K depth, 17 256K depth
- 14 -
Q2-3
Q2-4
Don′t Care
Undefined
May 1997
Rev 1.0
PRELIMINARY
KM736V687
64Kx36 Synchronous SRAM
PACKAGE DIMENSIONS
100-TQFP-1420A
Units:millimeters/inches
0~8°
22.00 ±0.30
0.127 +- 0.10
0.05
20.00 ±0.20
16.00 ±0.30
14.00 ±0.20
0.10 MAX
(0.83)
0.50 ±0.10
#1
0.65
(0.58)
0.30 ±0.10
0.10 MAX
1.40 ±0.10 1.60 MAX
0.50 ±0.10
- 15 -
0.05 MIN
May 1997
Rev 1.0